

Error Correction Circuits for Bio-Implantable Electronics

Chris Winstead and Yi Luo
Dept. of Electrical and Computer Engineering
Utah State University
Logan, UT 84322
chris.winstead@usu.edu

Abstract—Methods are reviewed for achieving high data rates in bio-implantable devices. Particular attention is given to cortical stimulator arrays for restoring vision. Error-correction codes (ECC) are shown to be essential to obtain reliable operation in next-generation high-rate implants. A survey of reported ECC implementations is presented, and power-vs-performance tradeoffs are revealed after re-scaling to remove differences in technology and clock speed. Recommendations are offered for realizing high-rate ECC circuits within the tight power constraints of implantable device applications.

I. INTRODUCTION

Error correction codes (ECC) are widely used to optimize performance in wireless communication devices. Some advanced ECC techniques are able to approach theoretical limits on performance, which is defined by the minimum signal energy needed to maintain reliable operation. Unfortunately the advanced ECC implementations consume more than 100mW of power. Because of this high power consumption, ECC components are a limiting factor in power consumption of high-performance wireless devices. Advanced ECC options are also inaccessible to micro-power communication devices, which are increasingly important for biomedical applications, personal area networks and distributed sensor networks. In this paper, we survey the literature on ECC implementations and identify methods for incorporating ECC into power-constrained applications.

Cut point.

The field of bio-implantable electronics comprises a rapidly expanding family of applications and has attracted considerable research interest. As the capabilities of bio-implantable devices expand, their data communication requirements become more demanding. This is especially true for applications in neural rehabilitation and brain-machine interfaces, which provide wireless transmission of complex neural signals [1]. The challenges are compounded if the communication bandwidth is shared among many stimulating and recording sites. Vision restoration systems, like the one illustrated in Fig. 1, are applications that require a large array of stimulating sites and a correspondingly high bandwidth for wireless transmission [2], [3].

Neural stimulator arrays are subject to a different set of constraints from traditional communication systems. Traditional systems are commonly designed to minimize the energy

expended by a transmitter. In a bio-implanted device, by contrast, it is more important to minimize power consumed by the implanted device. Any power consumed by the implanted receiver is dissipated as excess heat, which can cause tissue damage within the body. There is consequently a need to devise high-speed receiver circuits with power consumption on the order of 10mW or less. Over the past decade, several cortical data links were demonstrated with typical rates in the range of 1–10Mbps [2]–[10]. While data rates in this range are deemed sufficient to restore minimal visual function, a larger throughput is required in order to provide quality vision [11].

In this paper we review recent results on high-rate communication for cortical implants. Very high-rate communication is made possible by using impulse radio ultra-wideband (IR-UWB) transmission, proposed by Charles as a low-power method suitable for cortical implants [12], [13]. Impulse radio signals suffer from significant attenuation within the body. Furthermore, power limitations force the use of low-complexity receiver circuits which introduce additional noise and jitter, potentially rendering the system unusable. The author recently reported a candidate IR-UWB system in which these effects are fully compensated by the use of error correction codes (ECC) [14].

In the remainder of this paper, recent results are summarized on applying ECC for high-rate implantable IR-UWB receivers. Available ECC options are compared and assessed in terms of their performance and power consumption, and conclusions are offered for realizing power-compatible ECC devices for implantable applications.

II. ERROR-CORRECTION IN CORTICAL DATA LINKS

A variety of wireless circuits for cortical applications were demonstrated during the past decade. In most cases these circuits utilized narrow-band modulations, mainly Amplitude-Shift Keying (ASK) [6] or Phase-Shift Keying (PSK) [3], [8], [15]. More recently an impulse-based solution known as Pulse-Harmonic Modulation was introduced by Inanlou and Ghovanloo [7], which delivered a throughput of 10.2Mbps, the highest reported to date. All of these systems utilize resonant behavior in the coupled coils that comprise the transcutaneous link. By utilizing self-resonance in the link, it is possible to deliver high-amplitude signals to the implanted device. The coils' self-resonance frequency also constrains the choice of




Fig. 1. Cortical implant system for stimulating the visual cortex. Image data is collected from cameras mounted on glasses. The data is translated into a neural stimulus pattern, which is transmitted to cortical implants via a wireless inductive transcutaneous link.




Fig. 2. Receiver architecture [14] based on a UWB receiver described by Hu, Chiang et al. [16]. Pulse timing is obtained using a low-complexity injection-locking VCO circuit.

carrier frequency, which consequently limits the achievable throughput in these systems.

To achieve an ultra-wideband data link, the author proposed adapting an IR-UWB system described by Hu [16], which consumes 90pJ/bit at a maximum throughput of 500Mbps. The modified receiver architecture is shown in Fig. 2. In order to adapt this system to the cortical implant application, it is necessary to suppress the coils' self resonance so that the link has a relatively flat frequency response. The flat response minimizes pulse distortion and inter-symbol interference, but also introduces significant attenuation.

An ECC layer is added to the architecture in Fig. 2. Simulation results indicate that the receiver's pulse-timing jitter, together with the undesirable channel characteristics, induce an *error floor* which prevents the system from functioning reliably. When the ECC component is introduced, as shown in Fig. 3, the error floor is eliminated and the system's reliability can be made quite low. These results indicate that it should be possible to increase the data rate by an order of magnitude




Fig. 3. Bit Error Rate (BER) results for the implantable UWB receiver [14]. The injection locking method introduces substantial timing jitter, which makes the receiver unusable unless ECC is applied. In this example, a low-complexity hard-decision (HD) ECC decoder was used.

compared to current solutions, if a suitably low-power ECC solution is available.

III. COMPARISON OF ECC SOLUTIONS

Efficient circuits and algorithms for ECC have been pursued since the 1950's, and a wide variety of codes and implementations have been devised. Until the 1990's most research focused on low-complexity hard-decision (HD) and bit-flipping decoder designs. During the past two decades, significant effort was invested in implementing high-performance ECC decoders based on Turbo codes [17] and Low-Density Parity-Check (LDPC) codes [18], [19], which are known to approach the theoretical Shannon Limit on communication performance. Some of the earliest implementations required as much as 1W of power, which prompted some researchers to propose analog implementations [20], [21], which are comprised of continuous-time micro-current processing arrays. Analog decoders are also appealing for use in power constrained applications because the total power consumption is precisely specifiable and easily controlled.

A. Technology scaling trends in ECC implementations

Analog implementations initially proved much more power efficient than digital options, but that gain has diminished recently due to steady improvements in digital efficiency. To a great extent, the improvements in digital efficiency are attributable to technology scaling. Fig. 4 shows the power efficiency of reported digital ECC chips, arranged by technology node. Fig. 4 also shows a dashed line indicating the improvements that would be expected due to scaling theory [22].

B. Technology-adjusted performance of ECC implementations

The reported implementations are demonstrated in a variety of different technologies, making it difficult to assess




Fig. 4. Technology scaling trends in digital ECC implementations, including Turbo decoders [23]–[31] and LDPC decoders [32]–[40]. Also shown is the trend line predicted by Dennard scaling theory [22].

differences attributable to algorithm and architecture choices. These comparisons must ideally be made between circuits implemented in a common technology, operating at a common throughput. In order to properly compare the efficiencies of competing ECC designs, the figures may be adjusted to predict their expected performance when migrated to a designated reference technology.

Approximate adjustments can be made by appealing to generalized process scaling rules, which account for typical differences in supply voltage and terminal capacitance [22]. For digital designs, the adjusted efficiency is obtained by multiplying the power ratio γ_D , defined as

$$\gamma_D = \frac{C_2 V_{DD2}^2}{C_1 V_{DD1}^2} = \xi^2,$$

where ξ is the technology scale ratio, the subscript ‘1’ indicates the original reported technology, and subscript ‘2’ indicates the target reference technology.

For scaling analog designs, the scaling ratio is somewhat different because analog ECC implementations are usually based on continuous-time processing with current-mode circuits. The efficiency is therefore linear with V_{DD} , and the power ratio is

$$\gamma_A = \frac{C_2 V_{DD2}}{C_1 V_{DD1}} = \xi^{3/2}.$$

These predictions indicate that technology scaling should be more favorable for digital implementations than analog. It has furthermore been argued that traditional analog designs cannot be migrated into nanometer-scale technologies due to matching limitations [41].

Fig. 5 presents a variety of reported decoder designs, revealing the tradeoff between the required signal-to-noise ratio (SNR) and the expected total power consumption. For implantable device applications, 10mW is assumed as an




Fig. 5. Comparison of scaled power and performance among reported decoder implementations, including digital Turbo decoders [23]–[31], digital LDPC decoders [32]–[40], and a variety of analog decoders [42]–[49]. Also shown are two hard-decision decoders that were synthesized for this work. All power numbers are scaled to a common 65nm technology, and are normalized to a fixed throughput of 200Mbps. The SNR is defined as the signal-to-noise ratio required for a decoder to achieve a bit error-rate of 10^{-5} on a standard binary-input additive white Gaussian noise channel.

absolute maximum power constraint, as indicated in Fig. 5. For this analysis, two hard-decision bit-flipping decoders were designed based on traditional hard-decision algorithms [18], and were synthesized using the FreePDK45 design flow. For the reported designs, an approximate throughput adjustment is obtained via clock-frequency scaling. This method neglects the high leakage power of some digital designs. Leakage power is not always reported, but has been measured as high as 50mW. The results indicate that some digital Turbo decoders come close to the power constraint, but only the analog and bit-flipping designs fall significantly below the power limit.

IV. CONCLUSIONS

ECC algorithms were shown to be an enabling solution for very high-speed implantable data links. Analog and bit-flipping decoder circuits were shown to provide the safest options for meeting low-power constraints. High-performance digital options have become more efficient over time, but the improvements are largely correlated with process scaling. In the future, process scaling may offer diminishing returns for these high-activity algorithms. Analog designs are similarly limited by mismatch effects. In order to migrate analog designs to newer technology generations (65nm and below), it will be necessary to devise mismatch-tolerant versions of analog decoding circuits. We may conclude that hard-decision and bit-flipping methods offer the best compatibility for near-term applications in bio-implantable electronics.

REFERENCES

- [1] R. Bashirullah, “Wireless implants,” *Microwave Magazine, IEEE*, vol. 11, no. 7, pp. S14–S23, 2010.

- [2] K. D. Wise, D. J. Anderson, J. F. Hetke, D. R. Kipke, and K. Najafi, "Wireless implantable microsystems: high-density electronic interfaces to the nervous system," *Proceedings of the IEEE*, vol. 92, no. 1, pp. 76–97, Jan. 2004.
- [3] M. Sawan, "Wireless smart implants dedicated to multichannel monitoring and microstimulation," *ACS/IEEE International Conference on Pervasive Services*, Jul. 2004.
- [4] M. Ghovanloo and K. Najafi, "A wideband frequency-shift keying wireless link for inductively powered biomedical implants," *IEEE Transactions on Circuits and Systems—Part I: Regular Papers*, vol. 51, no. 12, pp. 2374–2383, 2004.
- [5] M. Ghovanloo and S. Atluri, "A wide-band power-efficient inductive wireless link for implantable microelectronic devices using multiple carriers," *IEEE Transactions on Circuits and Systems—Part I: Regular Papers*, vol. 54, no. 10, pp. 2211–2221, 2007.
- [6] R. R. Harrison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," *IEEE Journal of Solid State Circuits*, vol. 42, no. 1, pp. 123–133, 2007.
- [7] F. Inanlou and M. Ghovanloo, "Wideband near-field data transmission using pulse harmonic modulation," *IEEE Transactions on Circuits and Systems—Part I: Regular Papers*, vol. 58, no. 1, pp. 186–195, 2011.
- [8] W. Xu, Z. Luo, and S. Sonkusale, "Fully digital BPSK demodulator and multilevel lsk back telemetry for biomedical implant transceivers," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol. 56, no. 9, pp. 714–718, sept. 2009.
- [9] T. Stieglitz, "Implantable microsystems for monitoring and neural rehabilitation, part I," *Medical Device Technology*, Dec 2001.
- [10] —, "Implantable microsystems for monitoring and neural rehabilitation, part II," *Medical Device Technology*, Jan/Feb 2002.
- [11] K. H. Kichul Cha and R. A. Normann, "Simulation of a phosphene-based visual field: Visual acuity in a pixelized vision system," *Annu. Biomed. Eng.*, vol. 20, pp. 439–449, 1992.
- [12] C. T. Charles, "Wireless data links for biomedical implants: Current research and future directions," in *Proc. IEEE Biomedical Circuits and Systems Conf. BIOCAS 2007*, 2007, pp. 13–16.
- [13] —, "An implantable i-uwband transceiver architecture with power carrier synchronization," in *Proc. IEEE Int. Symp. Circuits and Systems ISCAS 2008*, 2008, pp. 1970–1973.
- [14] Y. Luo, C. Winstead, and P. Chiang, "125Mbps ultra-wideband system evaluation for cortical implant devices," in *Proc. IEEE Engineering in Medicine and Biology Conference*, 2012 (submitted).
- [15] Z. Luo and S. Sonkusale, "A novel BPSK demodulator for biological implants," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 55, no. 6, pp. 1478–1484, July 2008.
- [16] C. Hu, R. Khanna, J. Nejedlo, K. Hu, H. Liu, and P. Y. Chiang, "A 90 nm-CMOS, 500 Mbps, 3–5 GHz fully-integrated IR-UWB transceiver with multipath equalization using pulse injection-locking for receiver phase synchronization," *IEEE Journal of Solid-State Circuits*, vol. 46, pp. 1076–1088, 2011.
- [17] C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1," in *Communications, 1993. ICC 93. Geneva. Technical Program, Conference Record, IEEE International Conference on*, vol. 2, may 1993, pp. 1064–1070 vol.2.
- [18] R. G. Gallager, "Low-density parity-check codes," 1963.
- [19] D. MacKay and R. Neal, "Near Shannon limit performance of low density parity check codes," *Electronics Letters*, vol. 33, no. 6, pp. 457–458, mar 1997.
- [20] J. Hagenauer and M. Winklhofer, "The analog decoder," in *Proc. IEEE International Symposium on Information Theory (ISIT)*, Aug. 1998.
- [21] H. A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tarkov, "Probability propagation and decoding in analog VLSI," *IEEE Transactions on Information Theory*, vol. 47, no. 2, pp. 837–843, Feb. 2001.
- [22] R. H. Dennard, J. Cai, and A. Kumar, "A perspective on today's scaling challenges and possible future directions," *Solid-State Electronics*, vol. 51, no. 4, pp. 518–525, 2007.
- [23] M. May, T. Ilseher, N. Wehn, and W. Raab, "A 150Mbit/s 3GPP LTE Turbo code decoder," in *Design, Automation Test in Europe Conference Exhibition (DATE)*, 2010, march 2010, pp. 1420–1425.
- [24] C. Leroux, C. Jego, P. Adde, M. Jezequel, and D. Gupta, "A highly parallel Turbo product code decoder without interleaving resource," in *Signal Processing Systems, 2008. SIPS 2008. IEEE Workshop on*, oct. 2008, pp. 1–6.
- [25] C.-Y. Lin, C.-C. Wong, and H.-C. Chang, "A multiple code-rate Turbo decoder based on reciprocal dual trellis architecture," in *Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on*, 30 2010-june 2 2010, pp. 1496–1499.
- [26] W.-T. Lee, S.-H. Lin, C.-C. Tsai, T.-Y. Lee, and Y.-S. Hwang, "A new low-power Turbo decoder using HDA-DHDD stopping iteration," in *Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on*, may 2005, pp. 1040–1043 Vol. 2.
- [27] P. Cio, G. Colavolpe, and L. Fanucci, "A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 Turbo gallager code decoder," in *Digital System Design, 2004. DSD 2004. Euromicro Symposium on*, aug.-3 sept. 2004, pp. 174–181.
- [28] S. Karim and I. Chakrabarti, "An improved low-power high-throughput log-MAP Turbo decoder," *Consumer Electronics, IEEE Transactions on*, vol. 56, no. 2, pp. 450–457, may 2010.
- [29] Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, A. Reid, and K. Flautner, "Design and implementation of Turbo decoders for software defined radio," in *Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on*, oct. 2006, pp. 22–27.
- [30] P.-H. Chen, Kai-Huang, N.-H. Hsueh, and A.-Y. Wu, "Dual-mode convolutional/SOVA based Turbo code decoder VLSI design for wireless communication systems," in *SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip]*, sept. 2003, pp. 369–372.
- [31] W.-C. Fang, A. Sethuram, and K. Belevi, "VLSI design of Turbo decoder for integrated communication system-on-chip applications," in *Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on*, vol. 2, may 2003, pp. II-117–II-120 vol.2.
- [32] M. Mansour and N. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," *Solid-State Circuits, IEEE Journal of*, vol. 41, no. 3, pp. 684–698, march 2006.
- [33] T. Brandon, J. Koob, L. van den Berg, Z. Chen, A. Alimohammad, R. Swamy, J. Klaus, S. Bates, V. Gaudet, B. Cockburn, and D. Elliott, "A compact 1.1-Gb/s encoder and a memory-based 600-Mb/s decoder for LDPC convolutional codes," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 56, no. 5, pp. 1017–1029, may 2009.
- [34] J. Jin and C.-Y. Tsui, "A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes," in *Low Power Electronics and Design (ISLPED), 2008 ACM/IEEE International Symposium on*, aug. 2008, pp. 253–258.
- [35] Y. Sun and J. Cavallaro, "A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4g wireless standards," in *SOC Conference, 2008 IEEE International*, sept. 2008, pp. 367–370.
- [36] K. He, J. Sha, L. Li, and Z. Wang, "Low power decoder design for qc-LDPC codes," in *Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on*, 30 2010-june 2 2010, pp. 3937–3940.
- [37] C.-H. Lin, A.-L. Huang, R.-H. Chang, and K.-H. Lin, "Low-power design of variable block-size LDPC decoder using nanometer technology," in *Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on*, 30 2010-june 2 2010, pp. 1759–1762.
- [38] W. Wang, G. Choi, and K. Gunnam, "Low-power VLSI design of LDPC decoder using dvfs for awgn channels," in *VLSI Design, 2009 22nd International Conference on*, jan. 2009, pp. 51–56.
- [39] A. Darabiha, A. Chan Carusone, and F. Kschischang, "Power reduction techniques for LDPC decoders," *Solid-State Circuits, IEEE Journal of*, vol. 43, no. 8, pp. 1835–1845, aug. 2008.
- [40] Y. Sun, J. Cavallaro, and T. Ly, "Scalable and low power LDPC decoder design using high level algorithmic synthesis," in *SOC Conference, 2009. SOCC 2009. IEEE International*, sept. 2009, pp. 267–270.
- [41] M. Meysam Zargham, C. Schlegel, J. P. Chamorro, C. Lahuec, F. Seguin, M. Jézéquel, and V. C. Gaudet, "Scaling of analog LDPC decoders in sub-100nm CMOS processes," *Integr. VLSI J.*, vol. 43, no. 4, pp. 365–377, Sep. 2010.
- [42] S. Hemati, A. Banihashemi, and C. Plett, "A 0.18- CMOS analog minimum iterative decoder for a (32,8) low-density parity-check (LDPC) code," *Solid-State Circuits, IEEE Journal of*, vol. 41, no. 11, pp. 2531–2540, nov. 2006.
- [43] D. Vogrig, A. Gerosa, A. Neviani, A. Amat, G. Montorsi, and S. Benedetto, "A 0.35- μ m CMOS analog Turbo decoder for the 40-bit rate 1/3 UMTS channel code," *Solid-State Circuits, IEEE Journal of*, vol. 40, no. 3, pp. 753–762, march 2005.
- [44] A. Demosthenous and J. Taylor, "A 100-Mb/s 2.8-V CMOS current-mode analog Viterbi decoder," *Solid-State Circuits, IEEE Journal of*, vol. 37, no. 7, pp. 904–910, jul 2002.

- [45] V. Gaudet and P. Gulak, "A 13.3-Mb/s 0.35- μ m CMOS analog Turbo decoder ic with a configurable interleaver," *Solid-State Circuits, IEEE Journal of*, vol. 38, no. 11, pp. 2010 – 2015, nov. 2003.
- [46] B. Tomatsopoulos and A. Demosthenous, "A CMOS hard-decision analog convolutional decoder employing the MFDA for low-power applications," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 55, no. 9, pp. 2912 –2923, oct. 2008.
- [47] M. Moerz, T. Gabara, R. Yan, and J. Hagenauer, "An analog 0.25 μ m biCMOS tailbiting MAP decoder," in *Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International*, 2000, pp. 356 –357.
- [48] C. Winstead, J. Dai, S. Yu, C. Myers, R. Harrison, and C. Schlegel, "CMOS analog map decoder for (8,4) hamming code," *Solid-State Circuits, IEEE Journal of*, vol. 39, no. 1, pp. 122 – 131, jan. 2004.
- [49] C. Winstead, N. Nguyen, V. Gaudet, and C. Schlegel, "Low-voltage CMOS circuits for analog iterative decoders," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 53, no. 4, pp. 829 – 841, april 2006.