A C to Register Transfer Level Algorithm Using Structured Circuit Templates: A Case Study with Simulated Annealing

Jonathan D. Phillips

Utah State University

Follow this and additional works at: https://digitalcommons.usu.edu/etd

Part of the Computer Sciences Commons, and the Electrical and Electronics Commons

Recommended Citation

https://digitalcommons.usu.edu/etd/215

This Dissertation is brought to you for free and open access by the Graduate Studies at DigitalCommons@USU. It has been accepted for inclusion in All Graduate Theses and Dissertations by an authorized administrator of DigitalCommons@USU. For more information, please contact digitalcommons@usu.edu.
A C TO REGISTER TRANSFER LEVEL ALGORITHM USING STRUCTURED CIRCUIT TEMPLATES: A CASE STUDY WITH SIMULATED ANNEALING

by

Jonathan D. Phillips

A dissertation submitted in partial fulfillment of the requirements for the degree of

DOCTOR OF PHILOSOPHY

in

Electrical Engineering

Approved:

Dr. Aravind Dasu
Major Professor

Dr. Brandon Eames
Committee Member

Dr. Nicholas Flann
Committee Member

Dr. Stephen Allan
Committee Member

Dr. Charles Swenson
Committee Member

Dr. Byron R. Burnham
Dean of Graduate Studies

UTAH STATE UNIVERSITY
Logan, Utah
2008
Abstract

A C to Register Transfer Level Algorithm Using Structured Circuit Templates: A Case Study with Simulated Annealing

by

Jonathan D. Phillips, Doctor of Philosophy
Utah State University, 2008

Major Professor: Dr. Aravind Dasu
Department: Electrical and Computer Engineering

A tool flow is presented for deriving simulated annealing accelerator circuits on a field-programmable gate array (FPGA) from C source code by exploring architecture solutions that conform to a preset template through scheduling and mapping algorithms. A case study carried out on simulated annealing-based Autonomous Mission Planning and Scheduling (AMPS) software used for autonomous spacecraft systems is explained. The goal of the research is an automated method for the derivation of a hardware design that maximizes performance while minimizing the FPGA footprint. Results obtained are compared with a peer C to register transfer level (RTL) logic tool, a state-of-the-art space-borne embedded processor and a commodity desktop processor for a variety of problems. The automatically derived hardware circuits consistently outperform other methods by one or more orders of magnitude.
Acknowledgments

Several people deserve recognition for the success of this document and what it represents. First, Dr. Aravind Dasu has stuck with me for four years of highs and lows. Dr. Brandon Eames and Dr. Chuck Swenson provided significant support, including sanity checks and ideas when problems seemed insurmountable. Dr. Steve Allan and Dr. Nick Flann helped out a great deal on the compiler and simulated annealing aspects of things, respectively. I am also indebted to Dr. Dyke Stiles, who helped me to see my potential when I was a struggling master’s student. Additionally, I need to mention my parents and my beloved Emu, who kept me on task to the end.

Jonathan D. Phillips
# Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Abstract</td>
<td>iii</td>
</tr>
<tr>
<td>Acknowledgments</td>
<td>iv</td>
</tr>
<tr>
<td>List of Tables</td>
<td>vii</td>
</tr>
<tr>
<td>List of Figures</td>
<td>viii</td>
</tr>
<tr>
<td>1 Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Motivation</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Thesis Statement and Principal Contributions</td>
<td>2</td>
</tr>
<tr>
<td>1.3 Overview</td>
<td>3</td>
</tr>
<tr>
<td>2 Background</td>
<td>4</td>
</tr>
<tr>
<td>2.1 FPGAs</td>
<td>4</td>
</tr>
<tr>
<td>2.2 C-to-Hardware Compilers</td>
<td>6</td>
</tr>
<tr>
<td>2.3 High-Level Synthesis Techniques</td>
<td>10</td>
</tr>
<tr>
<td>2.4 Iterative Repair and Simulated Annealing</td>
<td>14</td>
</tr>
<tr>
<td>2.5 FPGAs in the Space Environment</td>
<td>23</td>
</tr>
<tr>
<td>3 Identifying a Hardware Template</td>
<td>25</td>
</tr>
<tr>
<td>3.1 The Memory Sub-System, Data-Routing Module, and Main Controller</td>
<td>26</td>
</tr>
<tr>
<td>3.2 The Copy Stage</td>
<td>30</td>
</tr>
<tr>
<td>3.3 The Alter Stage</td>
<td>31</td>
</tr>
<tr>
<td>3.4 The Evaluate Stage</td>
<td>32</td>
</tr>
<tr>
<td>3.5 The Accept Stage and the Adjust Temperature Module</td>
<td>37</td>
</tr>
<tr>
<td>3.6 Summary of the Architecture and System Performance Characterization</td>
<td>39</td>
</tr>
<tr>
<td>3.7 Differences between Software and Hardware Implementations</td>
<td>41</td>
</tr>
<tr>
<td>3.8 Enhancements Through PDR and TMR</td>
<td>42</td>
</tr>
<tr>
<td>3.8.1 PDR Applied to the Evaluate Sub-System</td>
<td>42</td>
</tr>
<tr>
<td>3.8.2 TMR Applied to the Entire AMPS Accelerator Circuit</td>
<td>43</td>
</tr>
<tr>
<td>3.9 Performance of the AMPS Accelerator Circuit</td>
<td>44</td>
</tr>
<tr>
<td>4 Architecture Derivation Methodology</td>
<td>50</td>
</tr>
<tr>
<td>4.1 Functional Block Partitioner</td>
<td>53</td>
</tr>
<tr>
<td>4.2 Constant Extractor</td>
<td>53</td>
</tr>
<tr>
<td>4.3 Commodity Compiler Front End (GCC)</td>
<td>53</td>
</tr>
<tr>
<td>4.4 CDFG Generator and Optimizer</td>
<td>54</td>
</tr>
<tr>
<td>4.5 Area and Timing Metadata</td>
<td>57</td>
</tr>
<tr>
<td>4.5.1 Estimating Resource Usage</td>
<td>57</td>
</tr>
<tr>
<td>4.5.2 Determining Relative Resource Costs</td>
<td>69</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
</tr>
<tr>
<td>4.6</td>
<td>Scheduling and Mapping (SAM)</td>
</tr>
<tr>
<td>4.6.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>4.6.2</td>
<td>Possible SAM Algorithms</td>
</tr>
<tr>
<td>4.6.3</td>
<td>SAM Method of Choice</td>
</tr>
<tr>
<td>4.7</td>
<td>HIF to VHDL Converter</td>
</tr>
<tr>
<td>5</td>
<td>Results</td>
</tr>
<tr>
<td>5.1</td>
<td>Test Cases</td>
</tr>
<tr>
<td>5.1.1</td>
<td>Traveling Salesperson</td>
</tr>
<tr>
<td>5.1.2</td>
<td>Graph Coloring Problem</td>
</tr>
<tr>
<td>5.1.3</td>
<td>Dependency Graph Violation Removal Problem</td>
</tr>
<tr>
<td>5.2</td>
<td>Comparative Results</td>
</tr>
<tr>
<td>5.3</td>
<td>Tool Limitations</td>
</tr>
<tr>
<td>6</td>
<td>Conclusions and Future Work</td>
</tr>
<tr>
<td>References</td>
<td></td>
</tr>
<tr>
<td>Appendices</td>
<td></td>
</tr>
<tr>
<td>Appendix A</td>
<td>Iterative Repair C Code</td>
</tr>
<tr>
<td>Appendix B</td>
<td>TSP C Code</td>
</tr>
<tr>
<td>Appendix C</td>
<td>Graph Coloring C Code</td>
</tr>
<tr>
<td>Appendix D</td>
<td>Dependency Graph Violation C Code</td>
</tr>
<tr>
<td>Vita</td>
<td></td>
</tr>
</tbody>
</table>
## List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>Truth table for Eq. (2.1).</td>
</tr>
<tr>
<td>3.1</td>
<td>Variable definitions.</td>
</tr>
<tr>
<td>3.2</td>
<td>Reconfiguration time of Evaluate and AMPS accelerator circuit.</td>
</tr>
<tr>
<td>3.3</td>
<td>Architecture resource usage of fault injected circuits.</td>
</tr>
<tr>
<td>3.4</td>
<td>Sensitivity of fault injected circuits.</td>
</tr>
<tr>
<td>4.1</td>
<td>Measured resource utilization and clock speed for discrete sizes of integer adders.</td>
</tr>
<tr>
<td>4.2</td>
<td>Measured resource utilization and clock speed for discrete sizes of integer multipliers.</td>
</tr>
<tr>
<td>4.3</td>
<td>Measured resource utilization and clock speed for a 4-to-1 multiplexer.</td>
</tr>
<tr>
<td>4.4</td>
<td>Measured resource utilization and clock speed for an 8-to-1 multiplexer.</td>
</tr>
<tr>
<td>4.5</td>
<td>Computed vs. actual values for simple add/multiply circuit.</td>
</tr>
<tr>
<td>4.6</td>
<td>Resource utilization for multiplexed add/multiply circuit.</td>
</tr>
<tr>
<td>4.7</td>
<td>Resource usage for the circuit shown in Fig. 4.17.</td>
</tr>
<tr>
<td>4.8</td>
<td>Resource usage data for four versions of a floating-point multiplier.</td>
</tr>
<tr>
<td>4.9</td>
<td>Comparisons using RALFs for the multipliers from Table 4.8.</td>
</tr>
<tr>
<td>4.10</td>
<td>RALF comparisons for an adder and a multiplier.</td>
</tr>
<tr>
<td>4.11</td>
<td>ASAP and ALAP schedules for the SAM problem shown in Fig. 4.18.</td>
</tr>
<tr>
<td>4.12</td>
<td>Node distribution by type for the DFG shown in Fig. 4.19.</td>
</tr>
<tr>
<td>4.13</td>
<td>Progressive improvement of a typical SATH-generated pipeline.</td>
</tr>
</tbody>
</table>
# List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>Example FPGA-style LUT and routing network.</td>
<td>6</td>
</tr>
<tr>
<td>2.2</td>
<td>Continuous planning partitions.</td>
<td>15</td>
</tr>
<tr>
<td>2.3</td>
<td>Iterative repair flowchart.</td>
<td>16</td>
</tr>
<tr>
<td>2.4</td>
<td>Simulated annealing pseudocode. An optimal solution is derived by repeatedly executing the five steps.</td>
<td>21</td>
</tr>
<tr>
<td>2.5</td>
<td>An example of iterative repair using simulated annealing. A solution is copied, altered, evaluated, compared against the current solution, and accepted conditionally. This process is repeated thousands of times to arrive at the optimal solution.</td>
<td>22</td>
</tr>
<tr>
<td>3.1</td>
<td>A dependency graph for 40 events. Events are represented by the numbered nodes. Edges indicate dependencies. Each event also uses one of four resource types, designated by the shape of the node.</td>
<td>25</td>
</tr>
<tr>
<td>3.2</td>
<td>Iterative repair architecture. A pipelined processor with associated memory constructs is derived from the simulated annealing pseudocode.</td>
<td>27</td>
</tr>
<tr>
<td>3.3</td>
<td>Multiport memories using BRAMs. In (a), four read ports use four BRAMs. In (b), four write ports use four BRAMs, but four clock cycles are needed to allow a write from each port.</td>
<td>28</td>
</tr>
<tr>
<td>3.4</td>
<td>Multiplexed connections between processing stages and memory modules for read accesses. Each memory block has four read ports.</td>
<td>29</td>
</tr>
<tr>
<td>3.5</td>
<td>Multiplexed connections between processing stages and memory modules for write accesses. Each memory block has one write port.</td>
<td>29</td>
</tr>
<tr>
<td>3.6</td>
<td>Method for passing memory block pointers between processing stages when (a) the solution in the Accept stage is not accepted and (b) the Accept stage solution is accepted.</td>
<td>30</td>
</tr>
<tr>
<td>3.7</td>
<td>Memory circuit that allows for double-wide data transfers in addition to word-sized accesses.</td>
<td>31</td>
</tr>
<tr>
<td>3.8</td>
<td>The Alter stage.</td>
<td>32</td>
</tr>
</tbody>
</table>
5.10 Comparative LUT usage of circuits generated using Impulse and SATH. . . 91
5.11 Comparative flip-flop usage of circuits generated using Impulse and SATH. 91
5.12 Comparative DSP48 usage of circuits generated using Impulse and SATH. . 92
5.13 Comparative BRAM usage of circuits generated using Impulse and SATH. . 92
5.14 Comparative RALF usage of circuits generated using Impulse and SATH. . 93
Chapter 1

Introduction

In this introductory chapter, the motivation for deriving application specific hardware from a software source is discussed. Challenges that complicate the process are presented. Contributions of this research work are enumerated and an overview of the content of the remaining chapters is also included.

1.1 Motivation

Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular as a platform of choice for spacecraft computer systems. FPGA-based designs are much cheaper and have a shorter development cycle than traditional Application-Specific Integrated Circuits (ASICs), and provide more computing power and efficiency than standard microprocessors. Some of the current and planned space missions and experiments that utilize FPGA technology include MARTE (Mars Astrobiology Research and Technology Experiment) [1], the Discovery and New Frontier programs [2], the Dependable Multiprocessor [3], the Venus Express mission [4], and the DAWN mission [5].

Simulated annealing is a widely used heuristic algorithm to solve challenging optimization problems. While it has been used extensively for static time design optimization, there is an increasing need to deploy such solvers in real-time embedded systems. For example, NASA uses the CASPER [6] and ASPEN tools [7, 8] to design code for iterative repair, a simulated annealing algorithm that derives complicated event schedules on-board spacecraft. The complexity of these algorithms can be daunting for space-based computers, which are significantly slower than state of the art microprocessors.

Combining FPGAs with simulated annealing algorithms would greatly improve system performance. Unfortunately, hardware architecture design targeting FPGAs is much harder
and more time consuming than software design and is daunting for software engineers without expertise in VLSI design.

To mitigate this design flow barrier, a methodology for the automatic derivation, from source code of simulated annealing scheduling algorithms, of FPGA-based application-specific processors is presented. This methodology is termed SATH (Simulated Annealing to Hardware).

1.2 Thesis Statement and Principal Contributions

Simulated annealing algorithms can be accelerated through the use of an application-specific software-to-hardware compiler and associated hardware template that generate custom FPGA circuits. This dissertation describes the hardware template and the algorithms used in such a compiler. The primary contributions of this dissertation are described below.

An application-specific hardware compiler flow for simulated annealing is described from input source code to FPGA-based circuits.

A pipelined simulated annealing architecture template is proposed for guiding circuit derivation. This template consists of five functional stages, five memory banks, memory interconnect logic, and a main controller.

A method and unit of measurement (RALF) for design-time, dynamic approximation of hardware resources required for a circuit is used to drive module selection.

A schedule and map technique consisting of architecture exploration inside of a pipeline optimization algorithm is presented. Simulated annealing is employed in both the schedule and map phases of design. The pipeline optimization algorithm iteratively identifies and improves the worst-performing stage.

The performance of simulated annealing circuits generated using the proposed methodology are compared with the performance of circuits generated using Impulse C, with significant improvements in both execution time and resource usage attained across all test cases. The execution time of the custom circuits are also compared execution time of standard desktop (x86) and space-based (PowerPC 750) processors. Because of the hardware template, this compiler flow is specific to simulated annealing algorithms. However, the
techniques presented for architecture derivation and cost estimation are applicable to other problem domains that lend themselves to functionally-pipelined architectures.

1.3 Overview

An overview of related works is presented with critical analysis in Chapter 2. Chapter 3 discusses a hardware template, by means of an example, that is used as a basis for converting software to hardware. Chapter 4 details the SATH algorithm to derive custom processors. Chapter 5 provides results comparing the performance of SATH-generated circuits and compares with that of traditional space-based processors and existing C-to-gates tools. Chapter 6 summarizes the research and provides directions for future work.
Chapter 2

Background

This chapter discusses recent advances in the different areas that are applicable to this research work. Topics of interest include FPGAs, C-to-hardware compilers, high-level synthesis techniques, and simulated annealing.

2.1 FPGAs

An FPGA is a silicon device that is in some ways comparable to an Application-Specific Integrated Circuit (ASIC). The vast majority of large-scale integrated devices used today in industry are ASICs, meaning that they are permanently configured for a specific application. An FPGA, on the other hand, consists of several static random access memory (SRAM) based reprogrammable logic blocks along with reprogrammable inter-block connections, allowing a single FPGA to be reprogrammed and used in a variety of applications. While FPGAs have the benefit of being dynamically reconfigurable, they are also larger, slower, and more power-hungry than ASICs. As FPGA technology continues to improve, they will command an increasing share of the integrated circuit market. Much research is currently being done on FPGA methods and applications. In addition to thousands of logic blocks, modern FPGAs from Xilinx [9,10] and Altera [11] have rich and powerful computing fabrics with complete with embedded ASICs such as multiply-accumulate units, block RAMs, and digital clock managers.

The basic building block of a traditional FPGA is the lookup table (LUT) [12]. Modern FPGAs from Xilinx consist of thousands of four-to-one [9] or six-to-one [10] LUTs. A LUT is a memory element. Input lines provide an address. The output line provides the data stored at that address. Thus, any logical function that consists of four or fewer inputs and a single output can be mapped onto a LUT. Multiple LUTs are employed to support
more-complex functionality. As a simple example, consider the logical expression described by Eq. (2.1).

\[ f = (ab + cd) \]  \hspace{1cm} (2.1)

This function fits in a single LUT, as there are four inputs and one output. The truth table for this function is shown in Table 2.1. The truth table is a direct representation of memory addresses and memory contents. All LUTs also have an associated flip-flop, which can be employed if desired, allowing both synchronous and asynchronous designs.

LUTs communicate using programmable routing networks, which are configured to allow appropriate signal flow through the circuit. Figure 2.1 shows a close-up of a typical four-to-one LUT with associated logic, and additionally an example of how multiple LUTs might be configured in a routing network. Because of the reprogrammable nature of both the LUTs and the routing network, an FPGA can be configured to create a vast number of circuits.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>a b c d</td>
<td>f</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>0</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>1</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>1</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>1</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>0</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>0</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>0</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>1</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>1</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td>1</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td>1</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>1</td>
</tr>
</tbody>
</table>
2.2 C-to-Hardware Compilers

Converting C code into a hardware specification has been a much-researched area over the past two decades. Several tools have been produced over this time period, each of which targets specific areas of the software to hardware conversion. Edwards provides a comprehensive summary of the different projects [13]. A summary of each of these tools is provided here.

The first attempt at a C to Gates tool was Cones [14], which was developed in 1988 at AT&T Bell Laboratories. Cones works on a subset of C with the introduction of some additional directives to facilitate translation to hardware. Cones translates C functions into combinatorial blocks, based upon the premise that a function consists of several inputs that influence one output. Arithmetic and logic statements are reduced through the use of Karnaugh Maps and similar techniques. Cones also unrolls simple loops. Cones cannot handle pointers, nested loops, recursive function calls, or dynamic memory allocation. Additional syntax is introduced to specify input and output data for each C function.

HardwareC [15] was developed at Stanford University in 1990. It is based upon the same syntax as conventional C, but includes custom hardware semantics. HardwareC additions include both procedural and declarative semantics, which means a design can consist of either sequences of operations or as a structure of interconnecting components. HardwareC
models hardware as concurrent processes with inter-process communication facilities. The level of parallelism can be specified by the programmer to be sequential, data-parallel, or parallel for a given design. Lastly, HardwareC supports constraint specifications, where time and resource constraints can be imposed.

Transmogrifier C [16] from the University of Toronto was released in 1995. It is another variation on a subset of the C programming language. Integer addition and subtraction are supported. Compiler directives are used to specify data lengths. If statements, while loops, and function calls are also supported. The compiler does not support multiplication, division, pointers, arrays, structures, recursion, or floating-point arithmetic.

In 2002 SystemC [17] was introduced. SystemC is actually a C++ library. Classes are defined for simple Verilog constructs such as combinatorial and sequential modules. Simple, user-specified concurrency is allowed through the use of threads. SystemC is primarily a simulation language, although a restricted subset can be synthesized. Similarly, Ocap[18] and PDL++ [19] are also built on C++. Proprietary classes are provided for creating finite state machines and data paths. The C++ code is translated to VHDL or Verilog for synthesis and design implementation.

One of the most successful ventures at translating C code to hardware was C2Verilog [20], which was introduced in 1998. C2Verilog supports standard ANSI C code. The programmer is not required to provide any hints or directives on concurrency or partitioning. The entire C language is supported, including pointers, recursion, floating-point data types, arrays, structures, etc. C2Verilog works by performing global analysis on a program and creating always blocks and concurrent statements. Functions are represented using state machines. Pointers and dynamic memory allocation are managed by creating a dedicated RAM of sufficient size and sufficient IO ports to allow for efficient access.

Cyber [21], released by NEC in 1999, is yet another subset of the C programming language. The C subset is once again augmented with bit-length and input/output port declarations, as well as data-transfer types such as registers, terminals, latches, and tri-state buffers. The programmer must also specify code sections that are synchronous, asyn-
chronous, or concurrent. Typically, difficult constructs such as recursion, dynamic memory allocation, and pointers are not supported. This augmented subset of C is termed BDL (Behavior Description Language). Cyber is actually a behavioral synthesis system that takes behavioral code in a BDL or VHDL format and produces synthesizable register transfer logic.

Handel-C [22], developed by Celoxica, is a widely-used C variant. Handel-C is built on the CSP [23] algebra for modeling process concurrency. Data widths can be specified by the programmer. The programmer can designate code sections as being concurrent. Input and output ports are introduced to allow an interface with the outside world. Synchronous message passing between processes is available. A variation on the basic C switch statement generates hardware multiplexers. Every instruction in Handel-C takes a single clock cycle. Bach C [24] is almost identical to Handel-C, providing the same explicit concurrency and message-passing capabilities. Pointers are not handled in either Handel-C or Bach C.

Another C variant is SpecC [25]. SpecC provides a set of 33 key words as additions to the ANSI C language that specify how the compiler should create finite state machines, concurrency, pipelining, etc. Once again, complicated features such as recursion and pointers are not supported.

The Trident C compiler [26] is a tool targeted specifically at floating-point operations. Concurrency and throughput are maximized through the use of pipelined floating-point units on an FPGA. Yet again, features such as dynamic memory allocation and pointer manipulations are not supported.

Another work worthy of mention is Spark [27]. Spark translates a subset of ANSI C to register-transfer level VHDL. Much work is done on the analysis of loops and conditional branches. Speculative code execution is also employed, meaning that computations performed within a conditional block are commenced before it has been determined that the block will be entered. Compile-time analysis is performed to determine what the best instructions are for speculative execution. The Spark compiler cannot handle pointers or dynamic memory allocations.
Another system of note is CASH [28]. CASH, or Compiler for Application-Specific Hardware, differs from all previously mentioned systems because it generates asynchronous hardware. Starting from a pure ANSI C code, CASH identifies instruction level parallelism and generates asynchronous data-flow circuits that support these parallel constructs.

One of the most-recent players in the C-to-gates market is Impulse [29, 30]. Impulse claims to be a true subset of C. It consists of a C library which provides a functional interface for mixed-signal design. It does not support nested function calls. Some instruction-level parallelism can be explicitly identified by the programmer.

To summarize this discussion on work in the area of C-to-architecture translation, compiling pure C code into gates is a difficult task. Common areas of difficulty include recursive function calls, dynamic memory allocation, pointer manipulation, support for all C data types (including floating point representations), and detection of concurrency. Edwards presents a detailed discussion of the shortcomings of using C to derive hardware [13]. Specifically, the concepts of concurrency, timing, data types, and communication cannot be specified using standard C. These issues are generally resolved by either reducing the input language to a restricted subset of C, or by introducing compiler directives or other keywords or labels to indicate how the compiler should proceed. The ideal situation is to start with fully compliant ANSI C source code, thus allowing for the translation of existing code directly into hardware without modification. Of all the projects discussed, only C2Verilog claims to support the entire ANSI C standard with no restrictions or additions. This means that the C2Verilog compiler is responsible for all extraction of parallelism. While the C2Verilog compiler can identify instruction and loop-level parallelism, it cannot extract process-level parallelism. The ability of the compiler to recognize parallelism is directly dependent upon the syntax of the source code. Source codes written with concurrency in mind generally result in better hardware architectures than those that are written for conventional sequential machines. In addition, current C-to-hardware tools fail to take into account several important hardware design factors, including available FPGA area, power consumption, execution speed, and fault tolerance, all of which are critical to engineering in
the space environment. In Chapter 5, results obtained from the Impulse tool are compared with the novel architecture generation approach described in this research.

2.3 High-Level Synthesis Techniques

High-level synthesis (HLS) in the context of FPGA-based architectures is a powerful tool. HLS is, in essence, utilizing one or more search algorithms to derive an efficient hardware architecture that can support an algorithm specified in high-level code. The goal is to identify the architecture that yields the best tradeoff between conflicting goals, such as FPGA area usage versus system throughput. The number of possible architectures is generally very large, thus demanding an intelligent search method to arrive at a solution within a reasonable amount of time. Common techniques for performing HLS include integer linear programming, Markov decision processes, Pareto optimality, and dynamic programming, well as heuristic searches such as simulated annealing, genetic algorithms, tabu search, and design-space pruning. Heuristic scheduling algorithms are also applicable to this discussion. A sampling of some of the different techniques used for HLS is discussed in this section.

As part of HLS, a target processor type must first be selected to guide the synthesis. An overview of the different types of processors that are typically considered is provided by Mehta et al. [31]. Reduced Instruction Set (RISC), Complex Instruction Set (CISC), VLIW (Very Long Instruction Word), dataflow, tagged-token, and pipelined architectures are all commonly utilized. An HLS algorithm is generally restricted to one flavor of processor in order to put an upper bound on the time needed to search the architectural space. Trying to search across all possible architectures is considered to be an intractable problem.

Generally used heuristics for HLS include the comparable techniques of simulated annealing, genetic algorithms, and tabu search. A study has been performed which compares the three methods, arriving at the conclusion that tabu search may be better in some instances [32]. Miramond and Delosme provide a good description of performing HLS for a reconfigurable processor [33]. Important elements to be considered in the architecture space include allocation of computational, control, and memory resources, along with the
scheduling of operations onto these resources. Exploration can occur in both parallelization (spatial optimization) and pipelining (temporal optimization). Simulated annealing is employed as the heuristic search method. Over thousands of iterations of the simulated annealing algorithm, the throughput of the processor gradually improves.

An HLS using genetic algorithms is given by Ascia et al. [34] which details the use of a genetic algorithm for deriving a custom architecture for a digital camera. The processing platform consists of a PowerPC core, data cache, instruction cache, memory, and buses. Different architectures are derived depending upon the file format and photo resolution.

Catania et al. propose an improvement to the basic genetic algorithm [35]. A genetic algorithm maintains a population of current solutions at any given time during execution. A technique called fuzzy clustering is introduced which combines solutions into clusters or groups based upon score. The GA can then discard lower-scoring clusters and focus on the more-promising ones. This technique is once again applied to deriving VLIW architectures for video processing.

A project is presented in which an iterative improvement algorithm (based upon simulated annealing) is utilized to design processors for noise cancellation algorithms [36]. The resulting processor is a VLIW processor with an arbitrary mix of multipliers, adders, and multiply-and-accumulate units.

Additional tools that use simulated annealing coupled with the concept of Pareto-optimality are presented by Talarico et al. [37] and Silvano et al. [38]. A solution is said to be Pareto-optimal if there does not exist a solution that betters one parameter without worsening one or more of the others. These Pareto-optimal solutions can be used to guide the search of the simulated annealing algorithm. While a Pareto-optimal solution may not be a globally optimal solution, it is a good candidate for an area in which to focus the search. This technique was applied to a MIPS processor platform with adjustable data cache, instruction cache, and main memory sizes. Typical benchmarks in signal processing and image conversion were used to test the system.
Kurt et al. have developed a system to explore the space of heterogeneous micro-architecture processors, 20 to 50 of which may reside on a single FPGA [39]. The search tool uses Integer Linear Programming as the search method, where the goal is to maximize throughput. Integer Linear Programming is a method for solving a system of linear inequalities. The linear constraints define a polyhedron, whose edges can be traversed until the optimal solution is found. Integer Linear Programming is an NP-complete algorithm that is often coupled with branch-and-bound techniques to reduce the compute time. The tool was tested by implementing an FPGA-based IPv4 packet forwarder that can outperform a hand-tuned design.

Another Integer Linear Programming HLS system is presented by Atasu et al. [40]. ILP is used to determine the most profitable extensions that should be added to a base processor for various data encryption and decryption techniques for high-bandwidth data. Extensions can include additional arithmetic units or combinations of units, such as a multiply-accumulate unit. The processor is targeted for implementation on an ASIC and the typical constrained optimization problem of throughput versus area utilization is solved.

The inventors of SUIF have also made significant inroads in the area of FPGA-based HLS, specifically targeting source code that consists of multi-dimensional array accesses [41]. Concepts from SUIF have been combined with ideas from C-to-architecture tools to develop a method for exploring the time/space tradeoff in a custom FPGA architecture. The method involves the use of hardware synthesis tools from Xilinx or Altera as a mechanism for providing timing and area estimates for a potential design. The design is revised over many iterations of trial-and-error until an acceptable (but not necessarily optimal) architecture is discovered.

One technique for decreasing the time needed to find an architecture is a technique known as design space pruning [42]. Essentially, this method provides early estimates of area/latency tradeoffs to the search engine, immediately eliminating any solutions that are estimated to be poor performers by bounding the value of acceptable solutions. The searcher can then focus on optimizing more promising solutions. This technique can be
successfully employed in combination with a standard exhaustive search, or with one of the other heuristic searches. Estimations are performed by modeling architecture efficiency based upon number of data-path operators, data bit-widths, register file size, number of control units, control signal complexity, total memory size, and number of read and write ports needed to support concurrent memory accesses. The resultant architecture would generally be a VLIW-style processor.

Another technique for HLS is to model the search problem as a Markov Decision Process (MDP) [43]. An MDP is a flavor of reinforcement learning in which a program traverses design states in a decision tree probabilistically according to values that have been learned over time. In other words, an MDP is initially a poor-performing random search. However, over thousands of trials, the MDP can be trained to produce high-quality architectures. This algorithm has been applied successfully to derive custom VLIW processors for various image and video compression algorithms.

When the HLS problem consists of a traditional load/store processor that needs to be streamlined for a specific application, a technique such as CUSTARD [44] can be used to design an efficient multi-threaded processor. CUSTARD begins with a traditional MIPS integer pipeline processor. The processor is customized in three ways. First, unneeded instructions are removed from the instruction set. Second, additional pipelines are introduced to maximize parallelism. Each pipeline need not be identical; rather, each can be customized to support only the needed instructions. Third, the simple instructions supported by the MIPS RISC architecture can be combined to form more complex instructions (combining multiplication with addition to form a multiply-accumulate instruction is one common example). The cost of introducing complex instructions must be evaluated carefully, as they sacrifice versatility for speed. A cycle-accurate simulator is used to measure the performance of the candidate processors.

Heuristic scheduling methods such as List Scheduling [45] and Force-Directed Scheduling (FDS) [46, 47] also play a part in the HLS discussion. List Scheduling attempts to minimize execution time by finding the best schedule of a dataflow graph given a set of
resources. Force-directed scheduling attempts to derive the smallest set of resources needed to schedule a dataflow graph within a fixed execution window. Neither method takes care of actually mapping graph nodes to resources; thus timing and routing overheads (registers and multiplexers) are ignored. While these techniques are useful for scheduling small graphs, they are not optimal schedulers. Variations to the basic List Scheduling algorithm, such as Modified Critical Path [48,49], Earliest Time First [50], Dynamic Critical Path [51], topological clustering [52], Critical Node Parent Trees [53], Cone-Based Clustering [54], and Partial Critical Path scheduling [55], have been proposed over the years. These algorithms improve the performance of the basic List Scheduling algorithm at the expense of increasing algorithm complexity. Modifications to the FDS algorithm include one which combines scheduling with mapping into a schedule-and-map (SAM) algorithm [56].

In summary, HLS is a powerful tool. Many search strategies exist and many applications can be targeted. The tradeoffs between a heuristic approach such as simulated annealing (faster results) and an exhaustive approach such as integer linear programming (correct results) must be weighed carefully. HLS techniques can take place at different design levels. Discrete components such as processors and memories can be combined in different ways, or the internals of the processor itself can be customized.

2.4 Iterative Repair and Simulated Annealing

ASPEN (Automated Scheduling and Planning Environment) [8] and CASPER (Continuous Activity Scheduling, Planning, Execution, and Replanning) [6] are tools that were developed at the Jet Propulsion Lab for use in modeling and implementing space-based mission planning and scheduling algorithms. ASPEN consists of a GUI-based design environment that supports a C-like programming language for modeling events that must be scheduled. CASPER is a compact version of ASPEN that was designed to fly on the satellite, performing dynamic planning and continuous rescheduling of mission-critical events in real time. The impetus for this dissertation is to automate the process of porting CASPER and ASPEN software to FPGA hardware. CASPER uses a simulated annealing flavor of iterative repair to solve scheduling problems on a continual basis. In traditional planning
methods, events are labeled as either in view or beyond the horizon. Only those events that fall within the event horizon are planned. Continuous planning takes a different approach. Rather than utilizing discrete event horizons, all tasks to be scheduled are available to the planner at all times. The tasks are divided into short-, medium-, and long-range types, where short-range tasks are the most detailed in terms of specific start-times, exact event durations, resource utilizations, etc., while long-range task representations are very general, rough estimates of timing and resources needs. This organization is shown in Fig. 2.2.

As time progresses, tasks pass from one planning frame to another, depending upon time left until execution. The planner runs constantly to improve the schedule. The iterative repair algorithm runs as detailed in Fig. 2.3. A first-guess solution is generated initially which satisfies timing constraints while ignoring resource constraints. This solution is then gradually improved, or repaired, over many iterations until an optimal (or close-to-optimal) schedule has been found. These improvements are made by either reassigning an event to an unused resource or moving the event to a different time slot.

Iterative repair is, by nature, a greedy algorithm. Schedules can be improved to a point, but the algorithm can become trapped in a local optimum in the search space. One or more inferior solutions may need to be used as stepping stones to arrive at the global optimum. This technique of sacrificing local optimally for the global good is employed by simulated annealing. Simulated annealing is a method for performing combinatorial optimization on a

![Fig. 2.2: Continuous planning partitions.](image-url)
large search space where an exhaustive search is not tractable. Simulated annealing is based upon the metallurgic phenomenon of annealing, in which a metal is heated to an extremely high temperature and then allowed to cool slowly, resulting in a (near) minimal energy configuration of the crystalline structure. Simulated annealing takes an initial solution and minimizes the energy of the solution through successive steps, in each of which a slightly different solution is compared to the current solution. In order to avoid becoming trapped in local optima, solutions with higher energies are accepted probabilistically, based upon the current temperature of the system. The temperature is gradually lowered over many iterations until an optimal solution is found.

As discussed above, the iterative repair algorithm for event scheduling utilizes the simulated annealing heuristic to effectively search for optimal solutions. Other common heuristic searches which yield similar results and which could be used in place of simulated
annealing include genetic algorithms [57] and stochastic beam search. A summary of all three methods is provided by Russell and Norvig [58]. Pseudocode for the three algorithms is presented below in Algorithm 2.1, Algorithm 2.2, and Algorithm 2.3, respectively.

All three algorithms operate on variations of the same general premise: gradually improve a solution (or set of solutions) over time until a solution of sufficient quality is discovered. Simulated annealing (SA) operates on a single solution, while stochastic beam search (SBS) and genetic algorithm (GA) maintain a pool, or population, of solutions (solutions are also termed chromosomes in GA). All three algorithms utilize similar subroutines for evaluating solutions and generating new solutions, although the crossover and mutation operators used in GA are a bit more complicated. All three algorithms also depend heavily on random number generation and probabilities. GA and SBS differ from SA in the technique used for avoiding entrapment in local optima. In SA, suboptimal moves are accepted as long as the temperature is sufficiently high and the value of the new solution is

**Algorithm 2.1 Simulated Annealing**

**Begin**

generate initial solution
evaluate initial solution
set initial temperature ($T$)

**Loop**

generate new solution
evaluate new solution
If new better than old
   replace old solution with new
Else
   compute $\Delta E$ ($\Delta E = |\text{score}_{\text{old}} - \text{score}_{\text{new}}|$)
   compute acceptance probability ($p = e^{\Delta E/T}$)
   generate random probability ($r$)
   If ($r \leq p$)
      replace old solution with new
   EndIf
EndIf
lower $T$
EndLoop

**End**
Algorithm 2.2 Genetic Algorithm

Begin
  get mutation probability \((m)\)
  generate \(k\) initial solutions
  evaluate \(k\) initial solution
  Loop
    Loop \(k\) times
      select random solutions \(x\) and \(y\) from \(k\)
      crossover \(x\) and \(y\) to form new solution
      generate random probability \((r)\)
      If \((r \leq m)\)
        mutate new solution
      EndIf
      evaluate new solution
      add new solution to solution pool
    EndLoop
  select \(k\) best solutions from pool of \(2k\)
EndLoop when improvement ceases
End

reasonably good. GA and SBS solve the problem by maintaining a pool of current solutions such that it is statistically impossible for all solutions to fall in an area around the same local optima.

In theory, implementing combinatorial search algorithms in hardware could significantly speed-up the search process. Large amounts of parallelism and pipelining can be extracted

Algorithm 2.3 Stochastic Beam Search

Begin
  generate \(k\) initial solutions
  evaluate \(k\) initial solution
  Loop
    generate \(k\) solutions
    evaluate \(k\) solutions
    merge old and new solutions for \(2k\) solutions
    select \(k\) best solutions
  EndLoop when improvement ceases
End
from SA, GA and SBS, since deriving a new generation is largely only a function of the previous generation. Hardware-based GA implementations abound in the literature. Some recent examples of FPGA-based GAs are discussed here.

A GA has been implemented on an FPGA for the purpose of blind signal separation [59]. Function-level pipelining has been implemented. This system was implemented on a Xilinx Virtex FPGA, using a chromosome length of 64 bits and a population size of 80 chromosomes. As long as the chromosome length is kept reasonably small, this type of technique in which entire chromosomes are buffered and passed between pipelined modules works well.

GAs are also commonly used for filter design. Hamid and Marshall [60] implement a GA for grey-scale filter design on a Xilinx Spartan II FPGA. A pipelined approach similar to the one taken by Emam et al. [59] is once again employed. Chromosomes are 16 bits in length and a generation consists of 10 chromosomes. Another example is using a GA to perform function interpolation [61]. In this case, chromosomes are 24 bits in length or less. A system for maximizing algebraic expressions has been developed with 5-bit chromosomes [62]. Three different sets of libraries and design algorithms written in both Verilog and VHDL for the implementation of various types of GAs with relatively small chromosome lengths have also been developed [63–65].

The examples discussed above are very simple, as the chromosome length in all cases is so small that the entire chromosome can be passed between pipelined modules simultaneously. Most real-world problems, however, are complex enough that a chromosome can be hundreds of bytes in length. The simple pipelined implementations discussed above clearly cannot handle this complexity, as 100-byte wide busses are not feasible for implementation on an FPGA.

One method for resolving this problem is to split the chromosome into manageable chunks and transfer one chunk of data on each clock cycle [66]. This allows a modified version of the simple pipelined architecture to be created. Obviously, as the ratio between chromosome length and bus width grows, the time used in data transfers also increases.
Traveling Salesperson is the classic combinatorial search problem, the goal being to find shortest path for visiting every node in a set exactly once. A version of the problem has been solved using GA on a Xilinx Virtex-E FPGA [67]. Rather than coding modularly in VHDL or Verilog, the implementation was performed using Handel-C. Population size is 200 chromosomes, with the chromosome size being variable. Explicit pipelining is not realized in this design, as Handel-C is a behavioral language rather than a structural language. Any parallelization is specified by the programmer and interpreted by the Handel-C compiler.

An example of performing SBS in hardware was used for speech recognition algorithms [68]. Chromosome widths in this example are once again limited to a few bits. Because of the inherently serial nature of the SA algorithm, it is not generally considered an interesting problem for parallelization or hardware implementation.

The chromosomes needed for scheduling are much larger than what can be transmitted on a bus in one shot. For example, take a system in which 100 tasks need to be scheduled within a 24-hour period. If the tasks need to be scheduled with a resolution of 1 minute, the chromosome would consist of 100 11-bit numbers. An 1100-bit chromosome is much too large to transfer as a single chunk. Novel architectures must be developed to accelerate this algorithm.

A hardware implementation of the FPGA place-and-route algorithm using simulated annealing has been done [69]. The place-and-route algorithm searches for a layout of a circuit on an FPGA, including the use of both logic blocks and routing resources, that minimizes resource utilization while maximizing circuit performance. The architecture in this case is based upon systolic arrays, rather than the pipelined structure advocated in this paper. Comparable speedups approaching three orders of magnitude were found using this architecture.

As simulated annealing is the heuristic search employed by iterative repair, a detailed description of the algorithm is now provided. As described in Algorithm 2.1 and revised in Fig. 2.4, an initial solution is generated, usually randomly, and evaluated. This initial solution is designated as the current solution until a new one is accepted. The main loop is
Fig. 2.4: Simulated annealing pseudocode. An optimal solution is derived by repeatedly executing the five steps.

Now entered, which generally loops several thousand times. On each iteration, the current solution is copied verbatim to a second buffer, where it is designated as the next solution. This next solution is then altered slightly and evaluated. The score of this new solution is then compared against the score of the current solution. The crux of the algorithm is determining whether to accept the next solution as the new current solution or discard it in favor of the keeping the resident current solution. This decision is made according to Eq. (2.2).

\[ p = e^{\frac{\Delta E}{T}}, \Delta E = S_{next} - S_{current} \]  \hspace{1cm} (2.2)

In this equation, \( S_{current} \) and \( S_{next} \) are the scores of the current and next solutions, respectively, and \( T \) represents temperature. The probability \( p \) is a function of both the temperature and the difference between the score of the current solution and the score of the new solution (\( \Delta E \)). A random number is generated and compared to \( p \) to determine whether a solution should be accepted. When the temperature is high, suboptimal solutions are more-likely to be accepted. This feature allows the algorithm to escape from local minima as it searches the solution space and zero in on the true optimal solution.

The last step in the loop decreases the temperature according to a pre-determined schedule. A typical method is to geometrically decrease the temperature by multiplication by a cooling rate, which is generally a number such as 0.99 or 0.999. The closer the cooling rate is to 1.0, the more times the loop will execute. This results in longer program execution, but also improves the probability of finding the best solution.
Figure 2.5 shows how simulated annealing can be applied to an iterative repair problem. In this case, a simple example consisting of ten events is presented. These events are numbered 0 through 9, and can be treated as indices to a solution array in computer memory. At any point in time, two solutions are maintained: the current solution and the potential next solution. From Fig. 2.4, the first step in the loop is to copy the current solution into the next solution buffer. Once this is done, the next solution must be altered in some way. Figure 2.5 depicts a simple value swap, where two events are selected at random and the respective start times are swapped. This new solution must then be evaluated to determine how it compares with the current solution.

Factors to take into consideration when computing the value of a schedule could include effective resource utilization, dependency graph violations (when a child event is scheduled before a parent event), and overall length of the schedule. Once the new schedules value has been determined, Eq. (2.2) is applied to determine whether or not it should replace the current solution. If the next score is better than the current score, it replaces the

![Figure 2.5: An example of iterative repair using simulated annealing. A solution is copied, altered, evaluated, compared against the current solution, and accepted conditionally. This process is repeated thousands of times to arrive at the optimal solution.](image)
current score unconditionally. If it is worse, it is accepted with the computed probability, depending on both the score of the solution and the temperature. The temperature is then updated as described previously. This process is repeated until the temperature falls below a predetermined threshold, at which time the best schedule found is returned by the system.

2.5 FPGAs in the Space Environment

The space environment is not electronics-friendly. The sun is constantly spewing large amounts of fast-traveling, highly-charged particles into space in a phenomenon known as the solar wind [70]. These high-energy particles can affect electronic circuits in a variety of ways, causing single-event upsets (SEUs) and single-event latchups (SELs). SEUs occur when a transistor is energized by a high-energy particle, resulting in a bit flip. This phenomenon can occur in any part of a circuit, resulting in temporary data corruption, code corruption, or, in the case of an FPGA, even hardware architecture corruption. A SEL is similar to a SEU, occurring when a high-energy particle permanently damages a transistor rendering it unusable. Techniques have been developed for implementing fault-tolerant circuits on FPGAs. Berg provides a summary of current techniques for implementing fault tolerance on SRAM-based FPGAs [71].

For example, Yanmei et al. specify a system for utilizing Triple Modular Redundancy (TMR) to provide fault tolerance against SEUs [72]. In this scheme, the circuit is duplicated on three different FPGAs. A voter mechanism is employed to produce the result, assuming at least two out of the three FPGAs are operating correctly. An external microcontroller and radiation-hardened PROM complete the circuit. When voting is not unanimous, the microcontroller reprograms the faulty FPGA using bit-stream data read from the PROM. A similar paradigm, utilizing radiation-hardened FPGAs as both controllers and processors, is presented by Hulme et al. [73]. Another work utilizing a radiation-hardened ASIC as the voter is described by Smith and de la Torre [74].

Techniques have also been developed for recovering from SELs, which permanently damage the FPGA fabric. In this case, portions of a circuit residing in a damaged sector must be moved to a physically close intact and unused region. Larchev and Lohn use
evolutionary techniques to determine how hardware blocks should be placed on an FPGA to facilitate optimal rearrangement [75]. At design time, a genetic algorithm is used to determine the most flexible manner in which a circuit can be mapped onto an FPGA, creating simulated faults to observe needed patterns of rearranging.

Lastly, Xilinx provides a tool for the automatic introduction of TMR protection into an FPGA circuit [76]. The new circuit takes just over three times the area of the original, as the circuit is instantiated three times and voter circuitry is also employed. A Masters Thesis by Jeff Carver at Utah State University is in progress that discusses TMR and other novel methods for providing FPGA fault protection.
Chapter 3
Identifying a Hardware Template

A preliminary step in the development of a software-to-hardware conversion methodology is to determine the general form of the hardware architecture and test this form through manual implementation of an appropriate design. This step is critical to the derivation of the methodology, as the high-level hardware template can have a large influence on the architecture performance. In this section an analysis of the iterative repair algorithm from the perspective of a circuit designer is provided and a suitable hardware architecture framework derived from a software implementation of event scheduling using iterative repair is discussed. The source code used in this chapter can be found in Appendix A. Iterative repair specifics were discussed in Chapter 2. This framework will henceforth be classified as an Autonomous Mission Planning and Scheduling (AMPS) accelerator circuit.

In the AMPS accelerator circuit framework, a solution is represented as a string of start times for \( v \) events numbered 0 to \( v - 1 \). Events have dependencies, meaning that certain events must complete before others can start. Each event also has an associated resource type. Figure 3.1 depicts a possible event dependency graph. The shape of the event node designates the resource type. Each event takes one time step to complete. Additional input

Fig. 3.1: A dependency graph for 40 events. Events are represented by the numbered nodes. Edges indicate dependencies. Each event also uses one of four resource types, designated by the shape of the node.
parameters needed are a maximum schedule length, an initial temperature, a cooling rate, and a termination threshold, all of which are provided as inputs to the design. Table 3.1 contains a list of variables to describe these parameters that are used throughout this chapter. Throughout the architecture, 16-bit integer arithmetic and 32-bit floating-point arithmetic are assumed.

As shown in Fig. 3.2, the architecture is composed of a four-stage pipeline coupled with five memory banks. Each stage in the pipeline corresponds to a step in the simulated annealing pseudocode: copy, alter, evaluate, and accept. A global controller coordinates execution and data exchange between the units. An interface between memory banks and processing stages is provided. An Adjust Temperature module controls the cooling process. As this is a pipelined architecture, it can only operate as fast as the slowest stage. To customize the framework for a specific problem size standard design practices can be employed in the more complex stages to minimize the latency and balance the pipeline.

### 3.1 The Memory Sub-System, Data-Routing Module, and Main Controller

The architecture consists of five memory modules, numbered zero through four in Fig. 3.2, derived from Xilinx FPGA BRAM blocks. Each memory module consists of one write port and four read ports, all 16 bits wide. Four read ports are needed to facilitate parallelism in the Evaluate stage. Although Xilinx BRAMs are comprised of two read ports and two write ports, we have found that VHDL code mapped on to a Xilinx BRAM using ISE permits only one read and one write port. Thus, a minimum of four BRAMs are used in the instantiation of each memory bank. If data size exceeds the 18k bits available in a

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>$v$</td>
<td>Number of events</td>
</tr>
<tr>
<td>$E$</td>
<td>Number of dependency edges</td>
</tr>
<tr>
<td>$t_r$</td>
<td>Number of resource types</td>
</tr>
<tr>
<td>$n_{max}$</td>
<td>Maximum allowable number of any resource type</td>
</tr>
<tr>
<td>$L_{max}$</td>
<td>Maximum allowable schedule latency</td>
</tr>
<tr>
<td>$b$</td>
<td>Number of storage bits available on one BRAM (18,432 bits)</td>
</tr>
</tbody>
</table>
Fig. 3.2: Iterative repair architecture. A pipelined processor with associated memory constructs is derived from the simulated annealing pseudocode.

BRAM, the BRAM usage doubles. Equations to describe BRAM usage are presented in the Architecture Summary section of this chapter.

Figure 3.3 shows how multiple BRAMs can be combined to build a multi-port memory. In Fig. 3.3(a), four BRAMs are used to create a memory with four read ports. Each BRAM holds an identical copy of the data. In Fig. 3.3(b), an attempt is made to build a memory with four write ports. Once again, each BRAM holds identical data. Unfortunately, four writes cannot occur simultaneously. The only work-around for this issue is to clock the memory at four times the rate of the system clock, resulting in the illusion of simultaneous writing. This effectively decreases the maximum clock frequency of the circuit by a factor of four, thus negating any gains that could be achieved through four parallel writes. Because of this, the memory blocks shown in Fig. 3.2 are limited to one write port each. Each memory bank holds a solution and the score of the solution. At any point during execution, one memory bank is associated with each of the four processing stages in the pipeline. The remaining memory block holds the current solution.
Fig. 3.3: Multiport memories using BRAMs. In (a), four read ports use four BRAMs. In (b), four write ports use four BRAMs, but four clock cycles are needed to allow a write from each port.

The main controller coordinates the sharing of data between processing stages, tracking the memory blocks associated with each stage. This coordination is done by managing the multiplexers that form the interface between memory banks and processing stages. The multiplexing allows for read and write access between any processing stage and any memory block. The connections are shown in Fig. 3.4 for read operations and Fig. 3.5 for write operations. Each memory module has four read ports, to permit exploitation of parallelism in the Evaluate stage, and one write port. Read ports consist of address and data lines, while write ports consist of address, data, and write-enable lines. Upon completion of a pipeline period, the main controller reassigns the memory blocks to the different stages according to the rules shown in Fig. 3.6. Two different sets of rules are needed, depending on whether the solution in the Accept stage is rejected (Fig. 3.6(a)) or accepted as the new current solution (Fig. 3.6(b)). The main controller performs global synchronization of pipeline stages. When each stage completes execution it sends a done signal to the main controller. Once all stages have completed, the main controller issues a step signal to each stage, indicating that they can proceed to the next step. The main controller also monitors the temperature and halts the system when execution is complete.
Fig. 3.4: Multiplexed connections between processing stages and memory modules for read accesses. Each memory block has four read ports.

Fig. 3.5: Multiplexed connections between processing stages and memory modules for write accesses. Each memory block has one write port.
3.2 The Copy Stage

Since the number of events in the solution is known to be $v$, the contents of the solution in the current solution memory bank are copied, word by word, into the memory bank currently associated with the Copy stage. The latency of this stage ($t_C$) is defined by Eq. (3.1).

$$t_C = v + 1 \quad (3.1)$$

The step signal comes from the main controller to start the Copy stage. A counter generates addresses and produces a done signal when all data has been copied. As this stage is basically a counter, scalability is simply determining how wide the counter need be to count to $v$.

The Copy stage could be accelerated by either creating additional read and write ports or by widening the existing ports to allow faster data transfer. Figure 3.3(b) and the associated discussion have already eliminated the possibility of creating additional ports, but the existing ports can be widened while incurring a substantial cost in BRAM usage. Figure 3.7 depicts a memory system with a double-wide read (Fig. 3.7(a)) and write port (Fig. 3.7(b)) in addition to standard sized read and write ports. In Fig. 3.7(a), a memory bank from Fig. 3.3 is divided into two BRAMs, where even-addressed words are stored in $L$ and odd-addressed words in $H$. The low bit of the address becomes a select bit on the...
Fig. 3.7: Memory circuit that allows for double-wide data transfers in addition to word-sized accesses.

output multiplexer. For wide addresses, the outputs of both BRAMs are concatenated. In Fig. 3.7(b), data is written to either the H BRAM or the L BRAM, depending on the address (odd or even, respectively). In case of wide writes, data from the wide bus is split and written into both BRAMs. The box marked E controls the memory write-enable lines accordingly. Implementing such an acceleration increases BRAM usage by the same factor as the number of words accessed in a wide access.

In Fig. 3.7, wide accesses are twice the width of regular accesses, and thus use twice the number of BRAMs. Circuits can also be implemented with four-word or eight-word wide accesses, with proportional increases in BRAM usage. Additionally, introducing wide ports requires additional multiplexers and control units not needed in the simple design. Because of the pipelined nature of the AMPS accelerator circuit, the Copy stage need only be accelerated when it is the slowest stage. Because Evaluate is generally the most complex stage, the simple Copy model is generally sufficient.

### 3.3 The Alter Stage

The second stage in the iterative repair pipeline is the Alter stage. One event is selected at random from the solution string. The start time of this event is changed to a random time that falls between zero and the maximum latency. The C code for this function is as follows.
i = rand() % MAX_EVENTS;
j = rand() % MAX_LATENCY;
sched[i] = j;

Random numbers are generated using a 15-bit Linear Feedback Shift Register (LFSR) pseudo-random number generator. The hardware implementation of this stage, shown in Fig. 3.8, could be accelerated by introducing an additional random number generator and an additional divider, allowing for maximum concurrency. This additional hardware is not necessary however, as a 19-cycle integer divider allows this stage to terminate in 21 clock cycles, as shown in Eq. (3.2), regardless of the size of the solution string.

\[ t_{AL} = 21 \]  \hspace{1cm} (3.2)

The Alter controller is based on a counter that starts when the step signal is received from the Main Controller, control logic to enable register writing, and a done signal. This stage is made scalable by changing the constants that represent maximum events and maximum latency. Additionally, addresses must be wide enough to address all data locations.

3.4 The Evaluate Stage

The Evaluate stage is the most complex of all the pipeline stages in the iterative repair architecture. Its job is to compute a numerical score for a potential solution. The score of a

![Fig. 3.8: The Alter stage.](image-url)
solution to this particular iterative repair problem consists of three components. The first component is the total time steps consumed by the schedule, promoting shorter schedules. The second component is the number of times a resource is over-booked on a given clock cycle. The third component is the sum of the magnitudes of all dependency violations, which occur when event $b$ depends upon the results of event $a$, but event $b$ is scheduled before event $a$. These three partial scores are summed to produce the solution score.

Each of the three evaluation components described above is implemented as an individual pipelined sub-stage. Because the three components of the score can be computed independently and combined at the end, all three sub-stages can run in parallel, thus saving substantial clock cycles.

The first sub-stage, termed the Dependency Graph Violation sub-stage, or DGV, is shown in Fig. 3.9. The original C code from which this sub-module is derived is shown here.

```c
for (i=0; i<MAX_EDGES; i++)
   if (next[source[i]] >= next[dest[i]])
      conflicts = conflicts + (next[source[i]] - next[dest[i]]) + 1;
```

The DGV sub-stage is itself a four-stage pipeline. In the first and second stages, edge source and destination lists are used to index the solution memory and determine when parent/child pairs of events are scheduled. Edges are kept in a list of source/destination pairs. The execution time of the DGV sub-stage is directly proportional to the length of the dependency list. The third and fourth stages determine the magnitude of the penalty.

Fig. 3.9: The dependency graph violation substage (DGV).
if any, to be incurred because a child event is scheduled to begin before a parent event terminates. DGV execution time is formalized in Eq. (3.3), where three cycles are added to account for initial pipeline filling.

\[ t_{DGV} = E + 3 \]  

(3.3)

The second sub-stage, shown in Fig. 3.10, is the Total Schedule Length sub-stage (TSL). It computes the total length of the schedule from beginning to end. Events are read one-by-one, updating the earliest and latest times seen so far. Upon conclusion, the difference between the earliest and latest times is the schedule length. The C code for this process is shown here.

for (i=0; i<MAX_EVENTS; i++)
{
    if (sched[i]<start) start = sched[i];
    if (sched[i]>stop) stop = sched[i];
}
conflicts = stop - start;

Execution time is proportional to the number of events and is formalized in Eq. (3.4), with one cycle added for initial pipeline filling.

\[ t_{TSL} = v + 1 \]  

(3.4)

Fig. 3.10: The total schedule length sub-stage (TSL).
The third sub-stage internal to the Evaluate stage is the Resource Over-Utilization stage (RO). This sub-stage, depicted in Fig. 3.11, is responsible for checking for resource over-scheduling on every resource for every time step. A two-dimensional matrix keeps track of the resource utilization of every resource for every time step. This matrix is first cleared, and then updated by going through the events one by one and determining when each is scheduled and what resource each uses. When a scheduled event causes a resource over-utilization, a counter is incremented. The C code for this process is shown here.

```c
for (i=0; i<MAX_RESOURCE_TYPES; i++)
{
    for (j=0; j<MAX_LATENCY; j++)
    {
        t_matrix[j][i] = 0;
    }
}
for (i=0; i<MAX_EVENTS; i++)
{
    t_matrix[next[i]][resource_usage[i]]++;
    if (t_matrix[next[i]][resource_usage[i]] > resources[resource_usage[i]])
    {
        conflicts++;
    }
}
```

Two timing matrices are actually present in the circuit. On a given iteration, one is used while the other is cleared, removing the additional time consumed by clearing from the stage latency. Because RO is a four-stage pipeline, stalls must be inserted to prevent read/write conflicts.

![Fig. 3.11: The resource over-utilization sub stage (RO).](image-url)
conflicts in the timing matrix. If two subsequent events read from the main memory access the same location in the timing matrix, the read operation for the second event stalls for one cycle to allow the write operation for the first event to complete. The best and worst case execution time for RO are computed using Eq. (3.5) and Eq. (3.6), respectively. The best case execution time is the slowest performer between the RO pipeline when no stalls occur and the clearing of the timing matrix not in use. The worst case execution time is the slowest performer between the RO pipeline when every possible stall occurs and the clearing of the timing matrix not in use.

\[ t_{ROB} = \max(v + 3, t_r L_{max} + 1) \tag{3.5} \]

\[ t_{ROW} = \max(2v + 2, t_r L_{max} + 1) \tag{3.6} \]

TSL, DGV, and RO all have done signals. When all three have completed their tasks, the three penalty values are weighted and combined to give the total score for the given schedule. This score is stored in the associated main memory bank. The Evaluate stage is made scalable by changing the parameters representing events, edges, latency, resource types, and number of resources. The performance of the Evaluate stage is bounded by two equations, computing the best Eq. (3.7) and worst Eq. (3.8) execution times.

\[ t_{EB} = \max(t_{DGV}, t_{TSL}, t_{ROB}) \tag{3.7} \]

\[ t_{EW} = \max(t_{DGV}, t_{TSL}, t_{ROW}) \tag{3.8} \]

While the Evaluate stage has been parallelized at a high level into RO, TSL, and DGV sub-stages, one might advocate increased low-level parallelism as well through loop unrolling. For example, an attempt might be made to speed up the RO sub-stage by replicating the circuit shown in Fig. 3.11, mapping half of the iterations to each replication, and combining results. Unfortunately, this would necessitate sharing the timing matrix across all unrolls and requiring simultaneous data write operations. As discussed previously,
increasing the number of write ports above the one permitted by VHDL mapped by Xilinx ISE onto BRAMs is not possible without serious degradation to performance, this approach is not advocated.

3.5 The Accept Stage and the Adjust Temperature Module

The Accept stage determines whether to accept the next solution as the new current solution. If the next solution is better than the current solution, the next solution is accepted unconditionally. A solution that is worse than the current solution can also be accepted with a computed probability, defined in Eq. (2.2). The code for this process is shown below.

\[
\text{delta_e} = \text{cur\_value} - \text{next\_value}; \\
p = \exp((\text{float}\text{delta_e})/\text{temperature}); \\
\text{if } ((\text{rand}()) / (\text{float} \text{RAND\_MAX}) < p) \\
\{ \\
\text{for } (i=0; i<\text{MAX\_EVENTS}; i++) \\
\quad \text{schedule}[i] = \text{next\_schedule}[i]; \\
\quad \text{cur\_value} = \text{next\_value}; \\
\}
\]

An architecture that supports this computation is shown in Fig. 3.12. This stage mixes floating-point and integer arithmetic, thus necessitating the integer-to-float conversion module shown. The \textit{cur\_value} and \textit{next\_val} variables are integers, while \textit{temperature} and \textit{RAND\_MAX} are 32-bit floating point numbers. The current score and the next score are read from their respective memory banks. The temperature is provided by the Adjust Temperature stage. The pseudo-random number generator (15-bit LFSR) and divider produce a number between zero and one that is compared against the acceptance probability \(p\) to determine whether or not the new solution should be accepted.

The Accept stage needs no modification to become scalable. The input is always two 16-bit integers and the output is a single bit indicating whether the solution should be accepted. With an integer adder taking one cycle, a floating point divider taking 19 cycles, the exponential unit (implemented as a look-up table) taking one cycle, integer-to-floating
point conversion taking six cycles, and the random number generator taking one cycle, the
latency of this stage is a constant, defined in Eq. (3.9).

\[ t_{AC} = 54 \]  

(3.9)

The Adjust Temperature module is a simple but critical module. The temperature is
used to compute the probability of acceptance in the Accept stage and by the main controller
to determine when execution is complete. There are many options for implementing a
cooling schedule for a simulated annealing problem. In this case a popular geometric cooling
rate is employed, although this could easily be replaced with a different function deemed
more appropriate for a specific application. The architecture for the Adjust Temperature
module is shown in Fig. 3.13. The current temperature is stored in a register. When the
step signal is received, the temperature is multiplied by the constant cooling rate, generally
a floating point value slightly less than one. This cooling rate allows the temperature
Fig. 3.13: The Adjust Temperature module.

to decrease slowly and geometrically, permitting the algorithm hundreds or thousands of iterations to discover better solutions. As this module is not directly related to the solutions in progress, no changes are needed to make this module scalable. The module performance is characterized by Eq. (3.10).

\[ t_{AT} = 12 \]  

(3.10)

3.6 Summary of the Architecture and System Performance Characterization

A pair of equations that describes the best \( t_B \) and worst \( t_W \) performance in time of the architecture is shown in Eq. (3.11) and Eq. (3.12), where the number of stalls in the RO sub-stage of the Evaluate stage cause the difference between \( t_{EB} \) (best-case evaluate time) and \( t_{EW} \) (worst-case evaluate time).

\[ t_B = max(t_C, t_{AL}, t_{EB}, t_{AC}, t_{AT}) \]  

(3.11)

\[ t_W = max(t_C, t_{AL}, t_{EW}, t_{AC}, t_{AT}) \]  

(3.12)

Because the architecture is a high-level pipeline, execution can only proceed as fast as the latency of the slowest stage. Figure 3.14 shows best-case and Fig. 3.15 shows worst-case possible performances of the architecture for problems consisting of a 32-cycle maximum schedule latency, four resource types, a maximum of five resources of each type, up to 1000 events, and up to 1500 edges. In addition to predicting processor latency, equations can also be derived to describe FPGA resource utilization. The physical sizes of the processing...
stages change very little from problem to problem, and are not interesting to quantify. The amount of memory usage, however, can vary substantially. Total memory usage is the sum of the usage of five different memory modules and its estimation is computed as follows. First, the main memory always consists of five memory banks, each with four read ports.

Fig. 3.14: Best-case AMPS accelerator performance.

Fig. 3.15: Worst-case AMPS accelerator performance.
and a single write port. Data width is 16 bits. BRAM memory usage for main memory is described by Eq. (3.13).

\[ B_M = 20 \left\lceil \frac{16(v + 1)}{b} \right\rceil \] (3.13)

The timing matrix in the RO sub-stage of the Evaluate stage also uses BRAMs. Remember that two timing matrices exist, operating together as a ping-pong buffer. RO BRAM usage is described by Eq. (3.14).

\[ B_T = 2 \left\lceil \frac{16t_r L_{\text{max}}}{b} \right\rceil \] (3.14)

The edge list employed by the DGV sub-stage also uses BRAMs. There is an entry in the list for every edge, with every edge consisting of a source and a destination event identifier. Thus, each entry must be wide enough to hold twice the length of the largest possible event identifier. DGV BRAM usage is described in Eq. (3.15).

\[ B_A = 2 \left\lceil \frac{2E \lceil \log_2 v \rceil}{b} \right\rceil \] (3.15)

These equations to define processor performance in speed and area are compared with measured results of various problems later in this chapter.

### 3.7 Differences between Software and Hardware Implementations

At this stage, a discussion on a significant difference between the operation of the IR algorithm in hardware versus software is presented. Because of the four-stage pipeline present in the AMPS accelerator circuit, there is a difference between the simulated annealing software and the custom hardware designs. In software, simulated annealing keeps track of only two solutions at any time, the current solution and a potential next solution. In the pipelined custom hardware design, however, what should be done with the solutions in the Copy stage, the Alter stage, and the Evaluate stage when a new solution is accepted by the Accept stage?

In the sequential software implementation, this issue does not exist, as there is no high-level pipeline with multiple solutions in progress to worry about. This problem can
be solved in the hardware implementation in one of two ways, either (1) flush the pipeline, which is consistent with the software version of simulated annealing, or (2) simply ignore the issue. In this architecture, we opted for solution two because of its simplicity. Flushing the pipeline would require additional circuitry to unconditionally reject outdated solutions. However, even though the solutions in the Copy, Alter, and Evaluate stages were created from a solution that is no longer the current solution, they are still valid potential solutions and can be treated as such. This saves the additional circuitry and delays needed to flush the pipeline.

3.8 Enhancements Through PDR and TMR

3.8.1 PDR Applied to the Evaluate Sub-System

The AMPS accelerator circuit can schedule different sets of events and dependencies with different sets of constraints like available resources, available time, etc. The results of the three Evaluate sub-stages (RO, TSL, and DGV) may need to be weighted differently from graph to graph in order to reflect these changing constraints. Partial Dynamic Reconfiguration (PDR) can be employed to replace only the Evaluate module, saving substantial reconfiguration time over what would be required to reconfigure the entire FPGA. A dynamic reconfigurable Evaluate stage has been tested targeting an ML402 Development board with a Xilinx Virtex 4 SX35 FPGA onboard using Early Access Partial Reconfiguration (EAPR) [77], a partial reconfiguration methodology from Xilinx.

A block diagram of the PDR system setup is shown in Fig. 3.16. The Evaluate stage is separated from the main processor and designed as a top module and placed in a Partially Reconfigurable (PR) region to permit reconfiguration. The communication between the evaluate module and the main processor is realized using slice based bus macros. Each bus macro has the capability of communicating eight bits of data. OPB HWICAP, which is a wrapper for the Internal Configuration Access Port (ICAP), is used to perform reconfiguration. The interface to the outside world is done using the OPB UART. The initial configuration file and the partial bit streams are stored in a compact flash card which is
controlled by the SystemACE chip on the ML402 evaluation board. An OPB Timer is also included in the system which can be used to measure the number of clock cycles needed to execute any routine.

All the peripherals are controlled by an on-FPGA MicroBlaze soft core processor and all communication between the peripherals is done through the on-chip peripheral bus (OPB). The PR region can hold one of two reconfigurable modules, \textit{evaluate\_1} and \textit{evaluate\_2}. \textit{Evaluate\_1} is as described previously. \textit{Evaluate\_2} has the same architecture, with different weightings of two of the three penalties: $s_{RO}$ is multiplied by two and $s_{TSL}$ is divided by two. In other words, more importance is given to avoiding resource over-utilization and less to total schedule length. As discussed previously, different weightings can apply to different situations, dictated by mission parameters and environmental changes.

### 3.8.2 TMR Applied to the Entire AMPS Accelerator Circuit

Space is an extremely noisy environment. High-energy particles can impact an electronic circuit, causing errors in logic states. For example, a particle can impact a transistor and temporarily switch a logic one to a logic zero or a logic zero to a logic one. This transient error is called a Single Event Upset (SEU) and the occurrence of such faults must be handled by the circuit. For FPGAs, SEUs can also occur in the configuration memory.
Errors in the configuration memory are repaired by periodically reloading the FPGA with the original fault-free configurations. A standard method for SEU protection is Triple Modular Redundancy (TMR) [78]. In TMR, three copies of a circuit are implemented and the results are passed through a majority voter to ensure correct results. TMRTool, provided by Xilinx, automatically converts designs to a TMR state and replaces any shift registers used [76] to remove components that use configuration frames for memory. This prevents the accumulation of SEUs in the configuration memory by reloading the frames as discussed earlier. TMRTool has been shown to provide robust protection for SRAM FPGAs against SEUs [79–81]. This tool is employed to generate a fault-tolerant version of the AMPS accelerator circuit.

Xilinx also offers a line of radiation-hardened FPGAs for military and aerospace applications (Virtex II-Q and Virtex II-Q Pro series, QV4 etc.). These devices have very similar performances to their non-rad-hard counterparts and provide protection against Total Ionization Dose. Combining TMR with a radiation-hardened part will provide protection from SEUs and accumulated radiation.

3.9 Performance of the AMPS Accelerator Circuit

The parameterized nature of the AMPS accelerator circuit allows a customized version to be instantiated on an FPGA for a wide range of problem sizes. The Xilinx TMR tool discussed in Chapter 2 was also employed to verify that fault protection is indeed possible for these circuits.

Figures 3.17 to 3.20 show resource usage on the FPGA for ten randomly generated example event dependency graphs. The number of events varies from 41 to 981, the number of edges varies from 51 to 1,317, and the maximum latency allowed for the schedule varies from 32 to 256. Resource utilization is divided into lookup tables (LUTs) (Fig. 3.17), flip-flops (Fig. 3.18), embedded block RAM modules (BRAMs) (Fig. 3.19), and embedded DSP48 signal processing units (Fig. 3.20) for both simple and TMR-protected circuits.

Power usage, estimated using the Xilinx XPower tool, is also provided for both circuit types in Fig. 3.21 and ranges from 569 mW to 892 mW. This is significantly lower than the
PowerPC 750, with quoted power usage of less than 5 W [82]. It can be seen that resource usage increases by at least a factor of three across all resource types for all designs that use TMR. This is to be expected, as the base circuit is triplicated, shift-registers extracted, and voters added. Power usage increases by about 50 percent on average for a TMR design, as power consists of both quiescent and dynamic components. The target device for these
experiments was the Xilinx V4SX35, which consists of 30,720 LUTs, 30,720 flip-flops, 192 DSP48 units, and 192 BRAM blocks. All example designs easily fit on this chip.

The results of the partially and dynamically reconfigurable AMPS accelerator circuit are shown in Table 3.2. The results of the partially and dynamically reconfigurable AMPS
accelerator circuit are shown in Table 3.2. The time to reconfigure evaluate\(_1\) and evaluate\(_2\) is same as the size of the bit-stream is the same for both modules which lie in the same PR region. The time to reconfigure the entire AMPS accelerator circuit is four times more than just reconfiguring the evaluate module. The final column in Table 3.2 represents the time to reconfigure when the bit-stream is stored in on-chip BRAMs. Storing bit-streams in on-chip BRAMs rather than off-chip on a compact flash card achieves a speedup of 11 times. The bit-stream of the entire AMPS accelerator circuit is too big to fit in the on-chip BRAMs.

Table 3.3 and Table 3.4 present AMPS accelerator circuit fault protection results from the fault injector. A 100-node, 99-edge graph is taken as an example. The results show that TMR AMPS accelerator circuit greatly reduces the number of sensitive bits when compared to the unprotected AMPS accelerator circuit by a factor of 1800 times. The main

<table>
<thead>
<tr>
<th>Reconfigurable Module</th>
<th>No. of bits in the Bitstream</th>
<th>Time (in ms) SystemACE</th>
<th>Time (in ms) On-chip BRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Evaluate</td>
<td>498,040</td>
<td>220</td>
<td>19.9</td>
</tr>
<tr>
<td>AMPS Accelerator Circuit</td>
<td>2,245,008</td>
<td>830</td>
<td>N/A</td>
</tr>
</tbody>
</table>
Table 3.3: Architecture resource usage of fault injected circuits.

<table>
<thead>
<tr>
<th>LUTs</th>
<th>Flip-Flops</th>
<th>BRAMs</th>
<th>DSP48s</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic</td>
<td>TMR</td>
<td>Ratio</td>
<td>Basic</td>
</tr>
<tr>
<td>3,057</td>
<td>9,888</td>
<td>3.23</td>
<td>3,837</td>
</tr>
</tbody>
</table>

restriction with using TMR is the additional area cost required in order to achieve such high protection.

Figure 3.22 compares the execution of the custom architectures running on the FPGA versus identical algorithms running on a PowerPC 750 processor with floating point co-processor. Notice that the y-axis in Fig. 3.22 is a logarithmic axis. As the BAE Systems RAD750 processor is extremely expensive (hence not affordable by an academic institution), a cycle-accurate PowerPC 750 emulator from Virtutech was employed to obtain timing data.

For space applications, power usage is a significant concern. Since power usage is directly proportional to clock speed, clock speeds are generally confined to 100 MHz or 150 MHz for most applications. Therefore, the comparisons in Fig. 3.22 assume a frequency of 100 MHz for all devices. Both the PowerPC and the custom circuits could be clocked faster, but comparative results would be identical. Over the range of test cases, it can be seen that the custom circuits out-perform the PowerPC by roughly 30 to 90 times. Figure 3.22 also includes best and worst-case execution times for each custom circuit.

Finally, the results of the hardware circuit are compared with those of the algorithm running in software. Figure 3.23 compares a 100 event, 99 edge graph scheduled in both hardware and software. In both cases, the experiment was repeated 20 times and the results averaged. It can be seen from Fig. 3.23 that both methods follow the traditional simulated annealing curve. However, the hardware version actually performs better initially, with the software version catching up towards the end of execution. The difference in functionality

Table 3.4: Sensitivity of fault injected circuits.

<table>
<thead>
<tr>
<th>Number of Configuration Bits in Partial Configuration Area</th>
<th>Number of Sensitive Faults in AMPS Accelerator Circuit</th>
<th>Percent of Sensitive Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic</td>
<td>TMR</td>
<td>Ratio</td>
</tr>
<tr>
<td>4,153,860</td>
<td>8,353,176</td>
<td>2.01</td>
</tr>
</tbody>
</table>
Fig. 3.22: Execution times for 10 example problems on both custom hardware and PowerPC 750.

of the hardware version is due to the lack of flushing in the pipelined architecture when a new solution is accepted.

Fig. 3.23: Hardware vs. software results comparison.
Chapter 4
Architecture Derivation Methodology

This chapter describes a novel approach to providing a path from C code specification to efficient hardware implementation. Figure 4.1 shows design steps that could be followed both by software engineers to produce executable code and hardware engineers to produce custom hardware. In both cases, the starting point is a conceptual algorithm, usually expressed in written English, which describes the general set of operations that needs to be performed. This written description can be formalized as a control data flow graph (CDFG) that details the operations that need to be performed using building blocks such as add, subtract, multiply, load, store, etc. This step does not usually occur in software or hardware design, but a context-free CDFG can be produced for any algorithm.

Fig. 4.1: Typical steps for hardware and software design.
At this point, Fig. 4.1 shows branching paths for software and hardware design. The software path calls for sequentialization of the CDFG into a pseudocode representation. Because traditional software is targeted for execution on a sequential machine (instructions are executed in order, one at a time), an ordering must be applied to the CDFG. Some order is imposed by connections in the CDFG, but otherwise the ordering is arbitrary. Thousands of permutations of pseudocode may exist for a single CDFG. Once the pseudocode has been generated, the next step for a software engineer is to write the actual code in a chosen programming language such as C, C++, or Java. This code is generally sequential, following the same flow as the pseudocode. Constraints specific to the programming language, such as available operators, built-in functions, and standard libraries are also introduced. Compilers, assemblers, and linkers are then employed to produce the final executable file.

On the other hand, a hardware designer takes the CDFG and breaks it into a hierarchy of modules. A hand-drawn or CAD-generated drawing of the hierarchy is generally developed at this point. A hardware description language (HDL), generally Verilog or VHDL, is chosen, and the hierarchical modules are described, simulated, and debugged. Synthesis and place-and-route tools are then employed to generate the final bit-stream that represents the verified circuit.

While most of the software-to-hardware tools described in Chapter 2 are proprietary and underlying algorithms are not publicly available, these tools generally appear to follow an algorithm shown by the dotted lines in Fig. 4.1. High-level source code is translated directly into HDL or directly into a netlist format. While this technique has proved marginally successful, there are inherent weaknesses in this approach. Primarily, the flexibility of the software program is greatly reduced from that of the initial CDFG. The sequentialization and language-specific restrictions present in code impose unnecessary restrictions on hardware design. The ideal path for hardware derivation from software code would be to backtrack in Fig. 4.1 from software program to CDFG and then proceed in an automated manner down the hardware design path. A novel methodology, entitled SATH (Simulated Annealing to Hardware) is proposed which follows this algorithm. While generalization of
computer code to a language-independent CDFG may not be entirely possible in all cases, artificial sequentialization can certainly be removed.

In the previous chapter, a hardware architecture template was discussed for the simulated annealing architecture. This template is employed as part of the architecture derivation design flow. Figure 4.2 shows a block diagram of the steps needed to translate high-level software code into a hardware representation. The remainder of this chapter describes each step in Fig. 4.2 in detail.

Fig. 4.2: Block-level diagram for translating simulated annealing C code to hardware.
4.1 Functional Block Partitioner

Given the simulated annealing pseudocode shown in Fig. 2.4 and the hardware architecture template shown in Fig. 3.2, the task of the Functional Block Partitioner (FBP) is to perform an initial mapping of software functions to hardware blocks. There is generally a one-to-one correspondence between software and hardware. In other words, a software function becomes a hardware block. Software functions such as copy, alter, evaluate, accept, and adjust temperature are mapped to equivalent hardware blocks.

4.2 Constant Extractor

Constants describing parameters of the simulated annealing algorithm are identified and extracted from the source code. A simulated annealing code contains parameters such as initial temperature, cooling rate, and cutoff level, as seen in the pseudocode in Fig. 2.4. These parameters are needed by the main hardware controller, the Accept stage, and the Adjust Temperature module shown in Fig. 3.2. The size of the solution array is also extracted for use by the Copy stage, the Alter stage, and the Evaluate Stage.

4.3 Commodity Compiler Front End (GCC)

Once the source code has been partitioned, portions to be fed to the SAM stage need to be reduced to a control data flow graph. The first step is to use an off-the-shelf compiler like GNU GCC to produce a C-like three-address single-assignment code. An example of this conversion is shown in Fig. 4.3. This step is important for two reasons. First, three-address code removes any operation chaining within a single instruction. Any statement has at most three simple terms, with a maximum of two to the right of an equal sign in an assign statement. This makes the code much easier to interpret. Second, single-assignment code means each variable is found on the left of an assignment statement at most one time. This greatly simplifies the task of deriving data-flow patterns and determining variable liveness.
4.4 CDFG Generator and Optimizer

As described at the beginning of this chapter, the software code must be generalized to a CDFG, as the CDFG is the branching point between software and hardware design. To derive a CDFG, both arbitrary serialization of code and programming language-based restrictions must be removed. Figure 4.4 shows an example of three-address code translated into a preliminary CDFG with serialization removed.

The CDFG shown in Fig. 4.4 must then be further generalized by removing programming language-specific constructs. This includes loop unrolling and removal of base-plus-offset computations. Figure 4.5 shows an example of this simplification. Specifically, the return node is removed and four distinct base-plus-offset computations are removed (identified as cast-multiply-cast-add chains). In addition to the modifications already described, three other changes are made to the CDFG to prepare it for processing by the SAM stage. First, loops are unrolled completely. The SAM algorithm only supports loops where the...
iteration count is a compile-time constant. Second, if-then-else constructs are redefined for predicative execution. Essentially, both true and false branches of an if-then-else construct are computed and the correct output is chosen through a selection operation (multiplexer). Third, constant expressions are simplified. When loop unrolling takes place, the loop iterator becomes a constant in each iteration. If both inputs to an arithmetic node are constants, that operation can itself be reduced to a constant.

A more-complex example showing loop unrolling, if-statement conversion, and constant-expression simplification is shown in Fig. 4.6. The loop is unrolled four times. Notice that the non-optimized CDFG in Fig. 4.6 consists of six basic blocks, while the optimized version is a single block. All control flow has been removed from the graph, reducing the classification from CDFG to data flow graph (DFG). At this point, the DFG is ready to be passed to the SAM algorithm.
Fig. 4.5: Optimization of a CDFG.

Fig. 4.6: Optimization of a more-complex CDFG. Loop unrolling and predicative execution are represented.
4.5 Area and Timing Metadata

The task of a schedule and map algorithm used for architecture generation is to identify an (optimal) architecture that meets both timing and resource constraints. In this section, a method for quickly estimating FPGA resource utilization is described. Additionally, a currency is introduced for dynamically comparing relative resource costs between functional units.

4.5.1 Estimating Resource Usage

Xilinx ISE is a tool for mapping high level hardware designs written using VHDL, Verilog, or schematic onto FPGAs and other hardware devices. The basic building block of an FPGA is the look-up table (LUT). In Xilinx FPGAs, two LUTs and associated logic form what is called a slice. Xilinx FPGAs also contain embedded 18 kb block RAM units (BRAMs) and embedded multiply-accumulate ASICs (DSP48s). One of the chief concerns of a hardware designer is ensuring that the hardware design fits on a specific chip with a finite number of resources.

Actual resource usage can be obtained from ISE by taking a design through the synthesis, translate, map, and place-and-route stages. However, running the entire Xilinx tool chain on a large design is often time-consuming. Complex designs can take several hours to progress through the steps from synthesis to placing and routing. A mechanism for estimating resource utilization and permissible clock speeds without running these tools would greatly decrease design time.

One possible method for performing this estimation is to use curve fitting. Essentially, each type of design component is modeled for several different sizes of data inputs. Each model is sent through the Xilinx tool chain and final utilization values are determined. In this manner, a set of points are generated, where each point consists of an independent data parameter and dependent utilization parameter. A handful of these points scattered across the architecture space can be used as an input to a curve-matching algorithm (available in Matlab), in which a high-order polynomial equation can be derived which approximates the curve represented by the design points.
For example, consider an integer addition unit. For simplicity, it is assumed that the adder takes in two n-bit numbers and produces a single n-bit output, registering the output and consuming a single clock cycle. The goal is to derive functions that relate data width \(n\) to resource consumption and maximum clock speed. To determine these functions, several different sizes of adders are instantiated using Xilinx ISE, noting the post-place-and-route utilization statistics for each one, including resources used and maximum allowable clock frequency. This data is shown in Table 4.1. Using this data, best-fit equations can be derived for LUT and flip-flop utilization and maximum allowable clock frequency. A fifth-order polynomial, generated by Matlab, is deemed sufficient for curve approximation. This fifth-order polynomial is shown in Eq. (4.1).

\[
y = C_5n^5 + C_4n^4 + C_3n^3 + C_2n^2 + C_1n + C_0
\]  

(4.1)

The goal is to find the value of all coefficients \(C_x\). Using the Matlab curve-fitting function, the best-fit 5th-order polynomial for LUT usage in an integer adder is shown in Eq. (4.2). Coincidentally, the same equation also applies for flip-flop usage.

\[
y = 0n^5 + 0n^4 + 0n^3 + 0n^2 + 1.0n + 0
\]  

(4.2)

This equation can then be used to predict LUT and flip-flop utilization for an integer adder of arbitrary size. The correlation between the measured and computed values is

Table 4.1: Measured resource utilization and clock speed for discrete sizes of integer adders.

<table>
<thead>
<tr>
<th>Data Width</th>
<th>LUTs</th>
<th>FFs</th>
<th>Maximum Clock Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1,381</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1,381</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>4</td>
<td>712</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>8</td>
<td>676</td>
</tr>
<tr>
<td>12</td>
<td>12</td>
<td>12</td>
<td>619</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>16</td>
<td>571</td>
</tr>
<tr>
<td>24</td>
<td>24</td>
<td>24</td>
<td>494</td>
</tr>
<tr>
<td>32</td>
<td>32</td>
<td>32</td>
<td>436</td>
</tr>
</tbody>
</table>
shown in Fig. 4.7. In both cases it is a perfect match. A similar equation and plot can be generated for maximum clock frequency. These are shown in Eq. (4.3) and Fig. 4.8, respectively.

\[ y = -0.00122n^5 + 0.110n^4 - 3.73n^3 + 58.6n^2 + 434.0n + 1850 \]  

(4.3)

This technique can be repeated for any module in which resource utilization is a function of data width. Table 4.2 shows the data that has been derived for integer multipliers of varying data widths, once again with a single-cycle clock latency. In addition to LUTs and flip-flops, integer multipliers can use DSP48 resources on the FPGA. Equations are derived for LUT utilization (Eq. (4.4)), flip-flop utilization (Eq. (4.5)), DSP48 utilization (Eq. (4.6)), and maximum clock frequency (Eq. (4.7)).

\[ y = 0n^5 - 0.00210n^4 + 0.0669n^3 - 0.911n^2 + 4.62n - 2.92 \]  

(4.4)

Fig. 4.7: LUT and flip-flop consumption for integer adders.
Fig. 4.8: Maximum clock frequency for integer adders.

\[ y = 0n^5 - 0.00434n^4 + 0.135e - 1n^3 - 1.66n^2 + 7.35n - 5.86 \] \hspace{1cm} (4.5)

\[ y = 0n^5 - 0n^4 + 0.0101n^3 - 0.124n^2 + 1.05n - 0.174 \] \hspace{1cm} (4.6)

\[ y = 0n^5 + 0.0625n^4 - 2.90n^3 + 59.3n^2 - 536n + 1990 \] \hspace{1cm} (4.7)

Figures 4.9, 4.10, 4.11, and 4.12 show the quality of the estimation for LUTs, flip-flops, DSP48 units, and maximum clock frequency, respectively. Estimations are generally very

Table 4.2: Measured resource utilization and clock speed for discrete sizes of integer multipliers.

<table>
<thead>
<tr>
<th>Data Width</th>
<th>LUTs</th>
<th>FFs</th>
<th>DSP48s</th>
<th>Maximum Clock Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1381</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>1381</td>
</tr>
<tr>
<td>4</td>
<td>7</td>
<td>4</td>
<td>0</td>
<td>461</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>277</td>
</tr>
<tr>
<td>12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>277</td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>277</td>
</tr>
<tr>
<td>24</td>
<td>0</td>
<td>24</td>
<td>3</td>
<td>128</td>
</tr>
<tr>
<td>32</td>
<td>0</td>
<td>32</td>
<td>3</td>
<td>128</td>
</tr>
</tbody>
</table>
accurate. A set of equations for multiplexers of different widths can also be derived. The number of inputs to a traditional multiplexer is generally a power of 2 (2, 4, 8, 16, 32, etc.).
In many cases, not all input lines may be used. In theory, creating a multiplexer with 31 inputs should use the same resources as one with 32. Due to suboptimal analysis by the
Xilinx tools, however, this was found to be an incorrect assumption in general. Measured LUT utilization data for 4-to-1 and 8-to-1 multiplexers is given in Table 4.3 and Table 4.4, respectively. The equations for modeling the LUT usage and maximum clock frequency of 4-to-1 multiplexers are given in Eq. (4.8) and Eq. (4.9), respectively. Similar equations for 8-to-1 multiplexers are given in Eq. (4.10) and Eq. (4.11).

\[
y = 0n5 + 0n4 + 0n3 + 0n2 + 2.0n + 0 \tag{4.8}
\]

\[
y = 0n5 + 0n4 + 0n3 + 0n2 + 0n + 1380 \tag{4.9}
\]

\[
y = 0n5 + 0n4 + 0n3 + 0n2 + 4.0n + 0 \tag{4.10}
\]

\[
y = 0n5 + 0n4 + 0n3 + 0n2 + 0n + 975 \tag{4.11}
\]

The performance of the estimation for the LUT utilization for 4-to-1 multiplexers is shown in Fig. 4.13. Figure 4.14 shows similar data for 8-to-1 multiplexers. Estimated and measured values in all cases are an exact match. After characterization of several iterative repair and other simulated annealing algorithms, a set of basic modules has been identified for parameterization. These modules are 2-to1, 4-to-1, and 8-to-1 multiplexers, registers, random number generators (RNG), constant generators, control units, adders, subtractors, multipliers, dividers, modulus operators, absolute value (ABS) operators, and greater than, greater than or equal, less than, less than or equal, equal and not equal comparators. All modules are designed with a latency of one clock cycle (thus making them all synchronous.

<table>
<thead>
<tr>
<th>Data Width</th>
<th>LUTs</th>
<th>Maximum Clock Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>1377</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>1377</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>1377</td>
</tr>
<tr>
<td>8</td>
<td>16</td>
<td>1377</td>
</tr>
<tr>
<td>12</td>
<td>24</td>
<td>1377</td>
</tr>
<tr>
<td>16</td>
<td>32</td>
<td>1377</td>
</tr>
<tr>
<td>24</td>
<td>48</td>
<td>1377</td>
</tr>
<tr>
<td>32</td>
<td>64</td>
<td>1377</td>
</tr>
</tbody>
</table>
Table 4.4: Measured resource utilization and clock speed for an 8-to-1 multiplexer.

<table>
<thead>
<tr>
<th>Data Width</th>
<th>LUTs</th>
<th>Maximum Clock Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4</td>
<td>975</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>975</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>975</td>
</tr>
<tr>
<td>8</td>
<td>32</td>
<td>975</td>
</tr>
<tr>
<td>12</td>
<td>48</td>
<td>975</td>
</tr>
<tr>
<td>16</td>
<td>64</td>
<td>975</td>
</tr>
<tr>
<td>24</td>
<td>96</td>
<td>975</td>
</tr>
<tr>
<td>32</td>
<td>128</td>
<td>975</td>
</tr>
</tbody>
</table>

modules), with the exception of the divider and modulus arithmetic units, which take 19 cycles, and the multiplexers, which are not clocked.

Now that the basic building blocks have been parameterized, the next question is to determine how well this method will estimate circuits comprised of two or more of these blocks in combination. In theory, resource consumption should be a roughly additive property, while maximum clock frequency should be close to that of the worst-performing block. As a simple example the circuit shown in Fig. 4.15 is considered. Using the blocks described

![Fig. 4.13: LUT utilization for 4-to-1 multiplexers.](image-url)
above, the circuit of Fig. 4.15 takes two clock cycles to produce a result. This circuit can be implemented with various data bit widths. Table 4.5 shows the results for bit widths ranging from 4 to 24. Notice that resource usage predictions are identical to the actual post-place-and-route values for all but one entry. The predicted maximum clock frequencies, on the other hand, are substantially higher than the actual values, especially in circuits with smaller data widths. The reason for this is that maximum clock frequency is determined by two parameters: (1) the number of LUTs on the critical path and (2) the total physical distance between LUTs on this path. For a given VHDL implementation of a module, the number of LUTs and other resources remains constant. However, the transmission delay between resources is a function of the place-and-route tool. This delay can vary drastically,
Table 4.5: Computed vs. actual values for simple add/multiply circuit.

<table>
<thead>
<tr>
<th>Data Width</th>
<th>LUT Usage</th>
<th>Flip-Flop Usage</th>
<th>DSP48 Usage</th>
<th>Max. clock Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Est</td>
<td>Act</td>
<td>% Err</td>
<td>Est</td>
</tr>
<tr>
<td>4</td>
<td>11</td>
<td>13</td>
<td>15.4</td>
<td>8</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
<td>8</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>12</td>
<td>12</td>
<td>12</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
<td>16</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>24</td>
<td>24</td>
<td>24</td>
<td>0</td>
<td>48</td>
</tr>
</tbody>
</table>

depending chiefly on available chip resources. As a chip fills up, individual modules can no longer be kept physically close. Needed resources may be scattered widely across the chip. As the point of this resource estimation is to avoid the need of performing synthesis or place-and-route, estimating clock frequency is not feasible. Rather, the responsibility lies with the module designer to create a library of modules with roughly similar performance.

As another example, consider the circuit depicted in Fig. 4.16. Here, multiplexers are added to the design in Fig. 4.15. The resource utilization statistics are shown in Table 4.6. The actual resource utilization in this example is close to the estimated values, especially as the data width is increased.

Finally, a real-world circuit taken from the Alter stage of a typical simulated annealing architecture is considered. This circuit, shown in Fig. 4.17, consists of a random number generator, a constant generator, a modulus operator, a control unit, a 2-to-1 multiplexer, and four registers. The memory bank shown in the figure is technically external to the circuit and is not included in the resource estimation. Data width for this example is

![Fig. 4.16: Multiplexed add/multiply circuit.](image)
Table 4.6: Resource utilization for multiplexed add/multiply circuit.

<table>
<thead>
<tr>
<th>Data Width</th>
<th>LUT Usage</th>
<th>Flip-Flop Usage</th>
<th>DSP48 Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Est</td>
<td>Act</td>
<td>% Err</td>
</tr>
<tr>
<td>4</td>
<td>21</td>
<td>25</td>
<td>16.0</td>
</tr>
<tr>
<td>8</td>
<td>34</td>
<td>32</td>
<td>6.3</td>
</tr>
<tr>
<td>12</td>
<td>48</td>
<td>48</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>64</td>
<td>64</td>
<td>0</td>
</tr>
<tr>
<td>24</td>
<td>97</td>
<td>96</td>
<td>1.0</td>
</tr>
</tbody>
</table>

12 bits. Table 4.7 details estimated versus actual resource usage for the circuit shown in Fig. 4.17. As maximum error is 2.7%, the estimation method is deemed valid.

In conclusion, this method of approximating FPGA performance performs well for estimating resource utilization. It can be concluded that resource usage is generally an additive property for more-complex circuits built from simple parameterized blocks. Timing performance, on the other hand, is not so easy to characterize. In any pipelined or clocked circuit, the maximum clock frequency is constrained by the worst-case critical path between any two registers in the circuit. In theory, the lowest maximum allowable frequency of all of the simple blocks in a circuit would be the maximum clock frequency of that circuit. However, because of competition for available resources in complex circuits, these circuits consistently perform worse than the individual components.

The question arises as to why a fifth-order polynomial approximation is employed, rather than collecting performance numbers for all data widths across all components.

Table 4.7: Resource usage for the circuit shown in Fig. 4.17.

<table>
<thead>
<tr>
<th>Module</th>
<th>Number</th>
<th>Estimated Resource Usage</th>
<th>LUT</th>
<th>Flip-Flop</th>
<th>DSP48</th>
</tr>
</thead>
<tbody>
<tr>
<td>Random Number Generator</td>
<td>1</td>
<td>1</td>
<td>15</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Constant Generator</td>
<td>1</td>
<td>9</td>
<td>12</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2-to-1 Mux</td>
<td>1</td>
<td>12</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Modulus Operator (Divider)</td>
<td>1</td>
<td>303</td>
<td>555</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Control Unit</td>
<td>1</td>
<td>20</td>
<td>36</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Register</td>
<td>4</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Total Estimated Usage</td>
<td></td>
<td>342</td>
<td>666</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Actual Usage</td>
<td></td>
<td>333</td>
<td>668</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Error</td>
<td></td>
<td>2.7%</td>
<td>0.3%</td>
<td>0%</td>
<td>0%</td>
</tr>
</tbody>
</table>
Fig. 4.17: An example architecture from a simulated annealing Alter stage.

While an exhaustive implementation may result in marginally better results for some cases, the time required to collect a complete set of data by manually synthesizing circuits is deemed excessive. Additionally, estimation results that lie within five to ten percent of true values are considered adequate for this tool.
4.5.2 Determining Relative Resource Costs

Now that an efficient method has been described for estimating module costs, the question arises as to how to assign an area cost to a module. For example, Table 4.8 contains resource usage data for four real-world implementations of a single-precision floating-point multiplier. All four versions have a latency of eight clock cycles. Looking at these four implementations, it is impossible to determine which one is the most costly. Version one uses the most LUTs and flip-flops, but it uses the fewest DSP48s. A common currency is needed which takes into account the relative cost of LUTs, flip-flops, DSP48 ASICs, and BRAMs in a specific situation. This unit of currency is henceforth designated the RALF (RAMs, ASICs, LUTs, flip-flops).

The value of a RALF changes dynamically throughout the module instantiation phase of circuit design. RALFs are computed by summing the ratios of needed resources to available resources across all resource types. In other words, the cost of using a particular type of resource is a function of both the number of that kind of resource needed and the number available. The formal definition of a RALF is shown in Eq. (4.12) and Eq. (4.13), where \( U \) is resource usage in RALFs, \( r \) is the number of BRAMs needed, \( a \) is the number of DSP48s needed, \( l \) is the number of LUTs needed, \( f \) is the number of flip-flops needed, \( n_i \) is the number of resources of type \( i \) needed, and \( p_i \) is the number of resources of type \( i \) available. Note that the cost is infinite if adequate resources of any type are not available.

\[
U_i = \frac{n_i}{p_i} \quad \text{if} \quad n_i \leq p_i \quad \text{else} \quad U_i = \infty; \quad i \in \{r, a, l, f\} \tag{4.12}
\]

\[
U = \sum_{i \in \{r, a, l, f\}} U_i \tag{4.13}
\]

### Table 4.8: Resource usage data for four versions of a floating-point multiplier.

<table>
<thead>
<tr>
<th>Version</th>
<th>LUT Usage</th>
<th>Flip-Flop Usage</th>
<th>DSP48 Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>fmul1</td>
<td>641</td>
<td>698</td>
<td>0</td>
</tr>
<tr>
<td>fmul2</td>
<td>545</td>
<td>519</td>
<td>1</td>
</tr>
<tr>
<td>fmul3</td>
<td>135</td>
<td>224</td>
<td>4</td>
</tr>
<tr>
<td>fmul4</td>
<td>115</td>
<td>189</td>
<td>5</td>
</tr>
</tbody>
</table>
In Table 4.9, the four multipliers from Table 4.8 are compared using RALFs, computed for three different cases of available resources. The lowest-cost module in each situation is shown in bold. Notice that multiplier 1 cannot be implemented under one set of constraints. RALFs can also be used to compare different types of modules. For example, say a decision needs to be made between implementing an integer adder and an integer multiplier, either of which is sufficient to allow the circuit to meet timing constraints. The correct module to choose is once again a function of the number of resources consumed versus the number available for each module. Table 4.10 shows RALF values, assuming 24-bit data widths, for three different cases of available resources. Once again, looking at LUT, flip-flop, and DSP48 usage does not give sufficient information to determine which module is cheaper. As in the previous example, the cheapest module changes with the available resources. In addition to individual components, RALFs can also be used to determine the relative costs of entire circuits. The RALF value of a circuit is simply the sum of the RALFs of each component in that circuit.

In summary, methods have been derived for both estimating the number of resources a circuit will consume and comparing circuits using the RALF. Both of these concepts play vital roles in the architecture derivation methods described in the next section.

### 4.6 Scheduling and Mapping (SAM)

#### 4.6.1 Introduction

The scheduling and mapping stage (SAM) is the crux of the SATH algorithm. The task of SAM is to assign a start time (scheduling) and a resource (mapping) to each node in

<table>
<thead>
<tr>
<th>Version</th>
<th>LUT Usage</th>
<th>Flip-Flop Usage</th>
<th>DSP48 Usage</th>
<th>RALFs when available LUTs/FFs/DSP48s are</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1000/1000/20</td>
</tr>
<tr>
<td>fmul1</td>
<td>641</td>
<td>698</td>
<td>0</td>
<td>1.339</td>
</tr>
<tr>
<td>fmul2</td>
<td>545</td>
<td>519</td>
<td>1</td>
<td>1.114</td>
</tr>
<tr>
<td>fmul3</td>
<td>135</td>
<td>224</td>
<td>4</td>
<td>0.559</td>
</tr>
<tr>
<td>fmul4</td>
<td>115</td>
<td>189</td>
<td>5</td>
<td><strong>0.554</strong></td>
</tr>
</tbody>
</table>
Table 4.10: RALF comparisons for an adder and a multiplier.

<table>
<thead>
<tr>
<th>Version</th>
<th>LUT Usage</th>
<th>Flip-Flop Usage</th>
<th>DSP48 Usage</th>
<th>RALFs when available LUTs/FFs/DSP48s are 1000/1000/20</th>
<th>1000/600/50</th>
<th>1000/1000/10</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>24</td>
<td>24</td>
<td>0</td>
<td>0.048</td>
<td>0.072</td>
<td>0.048</td>
</tr>
<tr>
<td>mul</td>
<td>1</td>
<td>25</td>
<td>3</td>
<td>0.176</td>
<td>0.057</td>
<td>0.326</td>
</tr>
</tbody>
</table>

the optimized DFG. The goal is to find the smallest circuit that meets or exceeds a specified latency. It is assumed that suitable hardware modules exist onto which DFG nodes can be mapped. Addition nodes should be mapped to adders, multiplication nodes to multipliers, load and store nodes to memory elements, etc. The architecture space to be searched by the SAM algorithm is a combinatorial space in three dimensions: time, operation type, and resource number, as shown in Eq. (4.14), where $z$ represents problem size, $P$ is the permutation function, $t$ is the time constraint, and $r_i$ and $n_i$ are the number of resources and the number of nodes of type $i$, respectively.

$$z = \prod_{i=1}^{p} P((tr_i), n_i)$$  \hspace{1cm} (4.14)

Figure 4.18 shows a simple example. The four-node graph shown in Fig. 4.18(a) consists entirely of addition nodes, thus the magnitude of the operation is one. Assume that four adders are available, an addition operation takes one time step to complete, and all operations should complete within four time steps. Figure 4.18(b) and Fig. 4.18(c) show two legal placements for all nodes in the two-dimensional matrix. These placements are considered legal as no node dependences are violated, meaning no child node is scheduled to begin before all associated parent nodes have completed. Figure 4.18(b) represents a configuration that uses four adders and completes in three time steps, while Fig. 4.18(c) uses a single adder, completing in four time steps. A score can be assigned to the different architectures, depending on the relative importance of resource usage and execution time.

The size of the search space shown in Fig. 4.18 may appear small, but is in truth quite large. Strictly speaking, the search space is the number of permutations of four nodes scattered across a four-by-four grid. This yields 43,680 possible configurations. However,
techniques can be used to trim the size of the search space. First, the number of available hardware units need not be larger than the number of nodes to be mapped. In the example of Fig. 4.18 there are four addition operations. Thus, the largest number of adders needed is four, as any additional adders would simply go unused. Second, the number of available time steps can be bounded by the sum of the latencies of all operations in the DFG. The total latency of all additions in Fig. 4.18 (assuming one time step per addition) is four. Any additional time steps would be wasted time with nothing scheduled. Third, the window of time steps in which each node can be scheduled can be constrained by computing the ASAP (As Soon As Possible) and ALAP (As Late As Possible) values for each node. This removes a large number of illegal solution states from the search space.

ASAP and ALAP schedules are simple to compute. ASAP scheduling starts with source nodes, which are assigned a start time of zero. The tree is then traversed from top to bottom, with each node being assigned the earliest possible start time that does not violate dependences from parent nodes. ALAP scheduling is similar. All sink nodes are assigned the latest possible start time, based upon the target latency of the entire graph and the individual computation latency of each sink node. The graph is then traversed from bottom to top, with each node being assigned the latest possible start time that does not violate dependences to child nodes. Table 4.11 lists ASAP and ALAP times for the SAM problem shown in Fig. 4.18. Given these added constraints, the size of the search space can

Fig. 4.18: Possible schedules and mappings for a simple DFG. The DFG shown in (a) can be scheduled and mapped as shown in (b) or (c).
be formally described by the equation shown in Eq. (4.15), where $s$ is the number of states in the search space, $n$ is the number of nodes in the DFG, $r_i$ is the number of nodes of type $i$, and $t_{ALAP}$ and $t_{ASAP}$ are the ALAP and ASAP time boundaries, respectively.

$$s = \prod_{i=1}^{n} r_i (t_{ALAP_i} - t_{ASAP_i})$$ (4.15)

Using this equation and the information from Table 4.11, the size of the search space for the problem shown in Fig. 4.18 is reduced from 43,680 states to 4,096 states, a reduction of over ten times. The size of the search space becomes critical for large DFGs with hundreds or thousands of nodes. Search space sizes for these problems can easily exceed billions or even trillions of states. Appropriately trimming the architecture space can potentially reduce search times from days to minutes.

A typical evaluate stage DFG for the SAM stage to process is shown in Fig. 4.19. This DFG consists of 1,783 total nodes. The type and number of nodes in Fig. 4.19 are listed in Table 4.12. Assuming that each node in the DFG consumes one time step, the graph shown in Fig. 4.19 has a minimum total latency of 106 time steps. If the target latency for a valid architecture is 120 time steps, the number of states in the architecture space would be $7.25(10^{24})$ states using the naive permutation method. Using the constraints specified by Eq. (4.15), the size of the space is reduced to $6.79(10^{20})$ states, a reduction in size of $1.07(10^4)$ times.

### 4.6.2 Possible SAM Algorithms

Based upon the above discussion of the combinatorial nature of the size of the search space for the schedule and map problem, an efficient SAM algorithm is imperative to provide
results within a reasonable amount of time. Chapter 2 described several techniques for exploring the architecture space. Three different exploration methods were implemented and evaluated, each varying in execution time and quality of results.

The first method attempted is simple simulated annealing using iterative repair. The algorithm begins by allocating a resource number and a time step to each node in the DFG. Architectural exploration is done by picking a random node from the list, modifying either the time step or the assigned resource number of that node, and computing a score

Table 4.12: Node distribution by type for the DFG shown in Fig. 4.19.

<table>
<thead>
<tr>
<th>Node Type</th>
<th>Number Present in DFG</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>197</td>
</tr>
<tr>
<td>subtract</td>
<td>198</td>
</tr>
<tr>
<td>absolute value</td>
<td>198</td>
</tr>
<tr>
<td>load</td>
<td>792</td>
</tr>
<tr>
<td>store</td>
<td>1</td>
</tr>
<tr>
<td>constant</td>
<td>397</td>
</tr>
</tbody>
</table>
for the new configuration. Components of the score include penalties for the number of dependency violations and a lesser penalty for the overall size of the circuit, computed using the resource estimation technique described in this chapter. The computation of the circuit size is complicated by the insertion of multiplexers and delay registers, which also consume resources and must be factored in to the overall resource usage cost. If multiple DFG nodes are mapped to the same resource at different time steps, a multiplexer is generally needed to select the correct input at the correct clock cycle. If there is a delay of one or more cycles between the completion of execution of a parent node and the commencement of execution of a child node, one or more delay registers must be inserted to preserve correct circuit timing.

As an example, consider the DFG and associated architecture shown in Fig. 4.20. Notice that the DFG shown in Fig. 4.20(a) consists of two constants, two random number generations (RND), two modulus nodes (MOD), two loads (LD), and two stores (ST). The architecture, shown in Fig. 4.20(b), only has one random number generator (RND), one constant generator (CONSTANT), one divider (MOD), and one write port. Three registers (REG) and one two-to-one multiplexer (MUX2) are needed to manage dataflow through the circuit. Notice that a controller module (CTRL) is also present in the architecture to control the multiplexer select line and the memory write-enable line. The resource cost of registers and multiplexers cannot be neglected in overall resource usage computations, as multiplexers can be more expensive than some operational units.

Unfortunately, the simple simulated annealing method for SAM proves to be intractable for problems of any significant size. The example discussed in Fig. 4.19 and Table 4.12 consists of $6.79 \times 10^{20}$ states, following Eq. (4.15). While the strength of simulated annealing lies in the fact that a close-to-optimal solution can be found while only visiting a fraction of the states in the architecture space, it is still limited in applicability to very large spaces. For example, say that only one percent of the total states in the space need to be visited to find a good solution and that the SAM stage can evaluate 10,000 solution states per second. The problem described by Fig. 4.19 and Table 4.12 would require $6.79 \times 10^{14}$ seconds, or
Fig. 4.20: Example of a DFG (a) with an associated architecture (b), including a multiplexer and three delay registers.

about 21.5 million years to evaluate. Thus, it can be concluded that an all-in-one heuristic search is not a viable solution.

The second method attempted is Force Directed Scheduling (FDS) [46, 47]. FDS is described in Chapter 2. As a quick summary, FDS is not a search algorithm, but rather a mathematical approximation algorithm. The FDS algorithm loops only once for each node in the DFG, meaning even the most-complex graphs can be scheduled and mapped in a matter of seconds. On each iteration, FDS computes a force for each unscheduled node and then fixes the node/cycle pair with the lowest force. Components of the force equation include self force, predecessor force, and successor force. The strategy behind FDS is to
reduce the concurrency of nodes of the same type while meeting the specified circuit latency. It is important to note that FDS is a scheduling algorithm only, and must be coupled with a mapping algorithm to complete the schedule-and-map task.

Unfortunately, the one-and-done nature of FDS, coupled with the lack of provision for estimating needed multiplexer and register resources, leads to suboptimal results for DFGs of any significant size. Extremely wide multiplexers with 32 or 64 inputs are often required to manage data flow. These wide multiplexers are inefficient in resource usage and slow down maximum clock speeds. For example, a 64-to-1 multiplexer handling 32-bit data lines consumes 1024 LUTs on a Virtex 4 FPGA. Additionally, the greedy nature of FDS often results in illegal architectures. For example, scheduling can take place in such a way that several write operations must be performed on the same memory on the same clock cycle, requiring several write ports. The physical properties of Virtex 4 FPGAs limit the number of write ports on any memory block to two.

4.6.3 SAM Method of Choice

As discussed previously, appropriately trimming the architecture space can potentially reduce search times from days to minutes. Even with smart management of the architecture space, the size of the space easily exceeds manageable levels. A traditional way to reduce the size of the space is to break the problem into two parts: scheduling and mapping. Scheduling involves assigning each node in a DFG to a specific start time. Mapping means assigning each scheduled node to a specific resource. SATH makes use of this partitioning of work. Two simulated annealing algorithms are executed, one to schedule the DFG and a second to map. A simulated annealing algorithm is adapted to solving a specific type of problem through customization of five parameters: solution format, starting solution, alteration strategy, evaluation strategy, and temperature manipulation. These characteristics are defined for both the scheduling and mapping algorithms below.

The task of the scheduler is to assign a start time to each node in the DFG. A logical representation of a solution is an array, where index represents node ID and value represents start time. Determining a correct initial solution is critical to efficient execution of the
algorithm. The initial solution for the SATH scheduler is the ASAP start time for each node, thus ensuring that the algorithm begins with a valid schedule. The solution alteration strategy is to randomly pick one location in the array and reassign the associated start time to a random number that lies within the window bounded by the ASAP and ALAP times.

According to the pseudocode in Fig. 2.4, once a new solution has been produced by altering the prior solution, it must be evaluated. This equation is given in Eq. (4.16) through Eq. (4.21).

\[
v = \sum_{i=0}^{n-1} \sum_{j=0}^{p-1} s_j + t_j - s_i \quad \text{if} \quad s_j + t_j > s_i \quad \text{else} \quad 0 \quad (4.16)
\]

\[
v = \sum_{i=0}^{n-1} \sum_{j=0}^{p-1} s_i - (s_j + t_j) - 1 \quad \text{if} \quad s_j + t_j < s_i \quad \text{else} \quad 0 \quad (4.17)
\]

\[
\forall_{c_{rcR}, s \in S} \sum_{i=0}^{n-1} 1 \quad \text{if} \quad r_i = r \quad \text{and} \quad s_i = s \quad \text{else} \quad 0 \quad (4.18)
\]

\[
\forall_{w_{rcR} \forall s \in S}(w_r = \max(w_r, c_{r,s})) \quad (4.19)
\]

\[
u = \sum_{i=0}^{r-1} w_i a_i \quad (4.20)
\]

\[
q = 100v + u + a_{reg}d \quad (4.21)
\]

From Eq. (4.16), \(v\) is the sum of the magnitude of all cases in which a node (in set \(n\)) is scheduled such that one or more of its parent nodes (in set \(p\)) have not yet completed, where \(s\) represents start time and \(t\) represents latency. Register usage is determined using Eq. (4.17). Any time a gap of one or more cycles exists between completion of a parent node and commencement of a child node, registers are needed. Because mapping has not yet occurred, worst-case register usage is computed, assuming each node is mapped to a unique resource and no register sharing exists.

In Eq. (4.18) through Eq. (4.20), the circuit size (less registers and multiplexers) is computed. In Eq. (4.18), a concurrency matrix, \(C\), is assumed with dimensions equal to number of resource types \((R)\) and target schedule length \((S)\). The maximum number of operations of each type that start on each clock cycle is computed. In Eq. (4.19), the worst-
case concurrency for each resource type, \( w_r \) is identified. In Eq. (4.20), resource usage is summed across all operation types.

The score, given in Eq. (4.21), is a function of dependency graph violations \( (v) \), resource usage in RALFs \( (u) \), and estimated register usage \( (d) \) multiplied by the area cost of a register \( (a_{\text{reg}}) \). Because mapping has not yet taken place, the resource usage is an estimate derived from the concurrency of each node type in the DFG. The initial temperature of the scheduler is set using Eq. (4.22), as both the number of nodes and the number of available time slots define the size of the search space.

\[
t_i = (nl)^{0.8}
\]  

(4.22)

Here, \( t_i \) is initial temperature, \( n \) is number of nodes in the DFG, and \( l \) is target latency. Through trial and error, it was found that raising this product to the 0.8 power works well across different problem sizes.

Once the scheduler has completed, the scheduled DFG is passed to the mapper. The job of the mapper is to assign each node in the DFG to a specific resource. A mapped solution is represented as an array where index represents node ID and value represents resource number. The initial solution for the SATH mapper is a valid mapping. Each node is scheduled on the lowest-numbered available resource for the given clock cycle. The alteration strategy is to select one node at random and change the associated binding to a new, randomly selected resource.

The process of assigning a score to a solution in the mapper is more complex than in the scheduler. The mapper must be cognizant of total circuit size. The size of a circuit consists of functional units and data control units (multiplexers and registers), which are used to control data flow throughout the circuit. Altering a mapping can affect both the number of functional units needed and the number of data control units needed. The evaluate equations are given in Eq. (4.23) and Eq. (4.24):

\[
\rho = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} 1 \quad \text{if} \quad s_i = s_j \quad \text{and} \quad b_i = b_j \quad \text{else} \quad 0
\]  

(4.23)
\[ q = 10\rho + u \quad (4.24) \]

Here, \( q \) is solution quality, \( \rho \) is the number of resource over-usage occurrences (situations where two nodes are scheduled on the same unit at the same time, where \( b \) represents resource binding), and \( u \) is the number of resources needed (functional and control), as computed in Eq. (4.20). The search space for the mapping problem is a function of the size of the DFG. The initial temperature is computed using Eq. (4.25).

\[ t_i = n^{1.2} \quad (4.25) \]

In general the SAM stage can only operate on pipeline stages in which parallelism can be extracted. In the case of the simulated annealing problems discussed in this dissertation, the Copy, Alter, and Evaluate stages can be accelerated. The Accept and Adjust Temperature stages cannot, as they are purely sequential processes. The Copy stage is not compute intensive but is memory intensive. Its job is to copy a solution from one memory bank to another. Techniques for accelerating the execution of this stage were described in Chapter 3.

Algorithm 4.1 shows the general flow of execution for the SAM stage as it iteratively attempts to improve pipeline performance. A pipelined processor can only run as fast as the latency of the slowest stage. The algorithm iteratively reduces the latency of the worst stage until no more parallelism can be derived or FPGA resources are exhausted.

Table 4.13 shows an example of progressive improvement of the tool shown in Algorithm 4.1. On each iteration, the worst performing stage is shown in bold. That stage is

<table>
<thead>
<tr>
<th>Stage</th>
<th>Circuit 1</th>
<th>Circuit 2</th>
<th>Circuit 3</th>
<th>Circuit 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Copy</td>
<td>101</td>
<td><strong>101</strong></td>
<td>51</td>
<td>51</td>
</tr>
<tr>
<td>Alter</td>
<td>24</td>
<td>24</td>
<td>24</td>
<td>24</td>
</tr>
<tr>
<td>Evaluate</td>
<td><strong>409</strong></td>
<td>78</td>
<td><strong>78</strong></td>
<td>45</td>
</tr>
<tr>
<td>Accept</td>
<td>54</td>
<td>54</td>
<td>54</td>
<td><strong>54</strong></td>
</tr>
<tr>
<td>Adjust Temperature</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>12</td>
</tr>
</tbody>
</table>
Algorithm 4.1 Iterative Pipeline Improvement

Begin
  clear exit flag
  generate minimal architecture for all stages
  compute latency of all stages
  identify worst-performing stage \((w_c)\)
  Loop
    If \(w_c\) is
      copy: double memory port width if possible
      alter or evaluate: derive new architecture to meet new time constraint
      accept or adjust temperature: set exit flag to 1
    EndIf
    \(w_p := w_c\)
    identify new worst-performing stage \((w_p)\)
    If \(w_p = w_c\)
      set exit flag to 1
    EndIf
  EndLoop when exit flag is 1
End

improved and the algorithm continues until the Accept stage becomes the slowest, with no further improvement possible. As a final note, there is some amount of greediness inherent in the SAM algorithm. Because stages are iteratively identified and improved with no backtracking, stage implementations that yielded the lowest RALF cost in prior iterations may no longer be optimal as the algorithm progresses and available resources are reduced. Fortunately, results show that this is not a significant concern at the high level of processor generation.

4.7 HIF to VHDL Converter

The SAM stage produces a circuit description in a custom hardware intermediate format (HIF). These files must be converted to VHDL then imported into a third-party design tool such as Xilinx ISE for synthesis and implementation. Figure 4.21 shows an example of HIF code and equivalent VHDL. HIF format specifies unit numbers, module types, memory names, data widths, port numbers, and bus connections that are easily translated
Fig. 4.21: Conversion of HIF to VHDL.

into equivalent VHDL constructs. The VHDL produced can be directly imported into a third-party design tool.
Chapter 5

Results

5.1 Test Cases

In order to test the performance of the SATH algorithm, a variety of search problems solved using simulated annealing should be tried. This section describes three such problems, all of which are directly related to space mission planning and scheduling. These problems are traveling salesperson, graph coloring, and dependency-graph violation removal.

5.1.1 Traveling Salesperson

The traveling salesperson problem (TSP) [83] consists of a set of cities that a salesperson must visit. The salesperson can move from any city to any other city. The goal of the problem is to visit every city exactly once with a minimal amount of travel. In the space environment, TSP cities could represent points of interest that an unmanned rover might want to visit while conserving the battery as much as possible.

TSP can be represented as an ordered list of cities. Figure 5.1 shows an example for ten cities. The connections show two possible orders of visitation, either starting at node

![Fig. 5.1: Example traveling salesperson problem for 10 cities. The edges represent two possible orders of visitation.](image)
six or starting at node eight. For a problem of $n$ cities, there are $n!$ unique visitation paths, thus making TSP an ideal problem to be solved by simulated annealing.

Three features distinguish one simulated annealing problem from another: solution format, alter strategy, and evaluation equation. For TSP, the format of the solution is a list of cities arranged in the order to be visited. The alter strategy involves picking two locations in the solution at random and swapping the contents of those locations.

Figure 5.2 shows the solution format and alter strategy for the problem of Fig. 5.1. The initial solution indicates that cities should be visited in the order six, five, one, two, three, four, etc. Following the alter strategy, two slots in the ordering are selected at random and contents are swapped. The new ordering is six, five, four, two, three, one, etc.

Once the solution as been altered, it must also be evaluated. The score of a solution is a representation of how well it meets the goal of the problem. In the case of TSP, the goal is minimization of total distance traveled. In Fig. 5.2, this is computed by summing the distance from six to five, from five to four, from four to two, etc. Physical coordinates are provided for each city. If the goal is to minimize total Manhattan distance (distance on a grid) in two dimensions, the evaluation equation is given in Eq. (5.1), where $d$ represents total distance, $n$ is number of cities, and $x$ and $y$ represent coordinates on a two-dimensional grid. An example of TSP code can be found in Appendix B.

$$d = \sum_{i=0}^{n-2} |x_i - x_{i+1}| + |y_i - y_{i+1}|$$

(5.1)

Fig. 5.2: Solution format and alter strategy for TSP.
5.1.2 Graph Coloring Problem

The graph coloring problem (GCP) [83] is solved by determining whether an arbitrary map in $d$ dimensions can be shaded by region using $c$ colors with no adjacent regions sharing the same color. This is applicable in the field of space processing as GCP can be used to determine variable or event liveness, thus indicating the number of registers or other resources that a system needs.

The solution format for GCP is a numbered list of regions. Colors are represented as a set of unique integers. A separate list of adjacencies is also maintained. Figure 5.3 shows how GCP can be abstracted as an adjacency graph. The problem shown in Fig. 5.3 consists of 20 regions, each represented by a node in the graph. Edges in the graph represent

Fig. 5.3: An adjacency graph for GCP consisting of 20 regions.
adjacencies. For example, region six is adjacent to regions 17 and zero. To satisfy graph colorability, neither region 17 nor zero can be assigned the same color as region six.

The alter strategy for GCP is shown in Fig. 5.4. A region is selected at random and its associated color is randomly changed to a new value. Figure 5.4 assumes nine regions and four colors, numbered zero to three. The evaluation equation for GCP is fairly simple. The goal of GCP is to remove all adjacency violations. The evaluate equation shown in Eq. (5.2) simply counts the number of violations in a solution, where $v$ represents number of violations, $p$ is the number of adjacency pairs, and $a$ and $b$ represent nodes connected by an adjacency edge. The assert operator returns a one if the expression is true and a zero otherwise. An example of GC code can be found in Appendix C.

$$v = \sum_{i=0}^{p-1} assert(c_{a_i} = c_{b_i})$$

(5.2)

5.1.3 Dependency Graph Violation Removal Problem

The dependency graph violation removal problem (DGVRP) is a simple scheduling technique. Given a dependency graph, the job is to schedule all nodes within a constrained time period such that all parent nodes complete operation before associated children nodes begin. Space missions often include sets of dependent tasks that need to be performed with limited time in which to complete everything.

Figure 5.5 shows an example of a dependency graph. To avoid violations, task seven must wait for tasks two and four to complete, task 12 must wait for tasks zero, three, and six to complete, etc. The DGVRP solution format is a list of start times, one for each node in the graph. The alter strategy is similar to that for GCP. A task is selected at random and

![Diagram showing solution format and alter strategy for GCP.](image)

Fig. 5.4: Solution format and alter strategy for GCP.
its start time is changed to a new random value. The evaluate equation accumulates the magnitude of each violation. This is described in Eq. (5.3), where \( v \) is number of violations, \( p \) is the number of dependency edges, \( s \) represents a source task, \( d \) a destination task, and \( t \) a start time. An example of DGV code can be found in Appendix D.

\[
v = \sum_{i=0}^{p-1} (assert(t_{s_i} \geq t_{d_i}))(t_{s_i} - t_{d_i})
\]

5.2 Comparative Results

Test cases are six different, randomly-generated examples: 20-city TSP, 100-city TSP, 20-node GCP, 100-node GCP, 20-event DGVRP, and 100-node DGVRP. All tests were performed targeting a Xilinx V4SX35 FPGA. Execution platforms considered include circuits generated by the Impulse tool, a PowerPC 750, an AMD Athlon 64 X2, and custom circuits generated by SATH. In addition to the Impulse tool for C-to-hardware conversion, attempts were made to utilize Handel-C [22], SPARK [27], and System C [17]. These tools were evaluated with the goal of identifying tools in which pure C source code is supported with little or no modification by the user. Handel-C required user-defined modules for supporting floating-point arithmetic. SPARK is designed specifically to analyze loops and branch conditions and also does not support floating-point arithmetic. System C is technically a
C++ library. Source code needs to be rewritten using this library for proper functionality. Only Impulse provides a (relatively) direct path for interpreting C code with little or no modification.

Figure 5.6 contains execution time results for all six problems when respective architectures are clocked at maximum clock rates (Impulse 121 MHz, PowerPC 373.5 MHz, AMD 2.61 GHz, SATH 175 to 183 MHz). Note the y-axis in Fig. 5.6 is a logarithmic scale. SATH significantly outperforms all platforms except for the AMD. Figure 5.7 shows speedup of SATH-generated circuits with respect to other circuits for all cases. Speedups range from just over one to around 42 times. In many embedded applications, such as space systems, power usage is the principle concern in determining how fast to clock a circuit. Thus, normalizing clock frequency and comparing execution speeds in number of clock cycles may be a better measure of relative performance. Figure 5.8 shows execution times in clock cycles per iteration and Fig. 5.9 shows associated SATH speedup. In this case, SATH-generated architectures run between five and 80 times faster than other implementations, which is a significant speedup. Finally, the performance of SATH-generated circuits in resource usage

![Performance (Total Execution Time)](image_url)

Fig. 5.6: Comparative performance in total execution time.
Fig. 5.7: Speedup of SATH-generated circuits comparing total execution time with respect to other implementations.

Fig. 5.8: Comparative performance in cycles per iteration.
can be compared with that of other FPGA-based solutions, namely Impulse-generated circuits. Figures 5.10 to 5.14 show this comparison with resource usage represented in LUTs (Fig. 5.10), flip-flops (Fig. 5.11), DSP48s (Fig. 5.12), BRAMs (Fig. 5.13), and RALFs (Fig. 5.14), respectively. On average, it appears that SATH-generated architectures use about half the resources of Impulse-generated architectures when the RALF unit of area measurement is employed. Additionally, in all cases but BRAMs, SATH-generated circuits are generally equally or more efficient on a resource-by-resource basis.

Because these designs are targeted for in-space applications, protection against radiation is necessary. Xilinx provides a plug-in tool called X-TMR [76] for automatically deriving a TMR version (triple modular redundancy) on the target device. This provides adequate fault tolerance against SEUs (single event upsets) at the expense of increasing the size of the circuit by 210 to 220 percent.
Fig. 5.10: Comparative LUT usage of circuits generated using Impulse and SATH.

Fig. 5.11: Comparative flip-flop usage of circuits generated using Impulse and SATH.
Fig. 5.12: Comparative DSP48 usage of circuits generated using Impulse and SATH.

Fig. 5.13: Comparative BRAM usage of circuits generated using Impulse and SATH.
Fig. 5.14: Comparative RALF usage of circuits generated using Impulse and SATH.

5.3 Tool Limitations

SATH is constructed as a proof-of-concept tool to demonstrate the feasibility and benefits of automating the conversion of simulated annealing algorithms to hardware. As a proof-of-concept tool, there are limitations to be discussed. These limitations fall into two main categories: (1) software features that are not supported and (2) problem sizes that become unwieldy.

SATH is designed to handle simple if-then-else constructs through the use of predicative execution, as described in Chapter 4. Nested if-then or if-then-else statements are not currently handled. Under the predicative execution strategy, each branch becomes a concurrent thread of execution. For deeply nested if constructs (or case statements), predicative execution may prove too expensive in either execution time or resource usage. Techniques such as schedule merging [84] or speculative execution [85] may prove useful.

SATH handles loops through complete unrolling to remove control features and reduce the CDFG to a DFG. This technique is only usable when the number of times to loop is a compile-time constant. Additionally, complete unrolling of a loop that runs for hundreds
or thousands of iterations results in a very large DFG that greatly increases the size of the architecture search space. A scheduling and mapping technique that can handle control flow may be necessary for these types of problems.

Additionally, SATH does not currently handle software constructs such as recursion, multi-dimensional arrays, or dynamic memory management. The cost of implementing code to handle these features was deemed excessive for this research.
Chapter 6
Conclusions and Future Work

In this dissertation, it has been shown by example that an automated tool flow can efficiently generate hardware circuits for the acceleration of software simulated annealing code. A novel C-to-hardware, application specific tool titled SATH (Simulated Annealing to Hardware) for generating modular hardware from source code has been presented. In summary, the tool operates by employing a simulated-annealing-specific hardware template to drive derivation of an application-specific pipelined processor. A novel method and unit of measurement (RALF) for design-time, dynamic approximation of hardware resources required for a circuit is used to drive module selection. A schedule and map technique consisting of architecture exploration inside of a pipeline optimization algorithm is presented.

Performance of this algorithm for accelerating simulated annealing algorithms shows promising results. Simulated annealing circuits generated using the proposed methodology for three classes of sample problems (traveling salesperson problem, graph coloring problem, and dependency graph violation problem) are compared with the performance of commercially-available software-to-hardware conversion tools, with consistent speedups of around 20 times and sometimes reaching 80 times improvement over traditional PowerPC processors designed for the space environment. When compared to equivalent circuits generated using the commercially available Impulse C-to-hardware tool, SATH circuits ran on average about 10 times faster while consuming about half as many FPGA resources.

Because of the simulated-annealing-specific hardware template, this research is specific to deriving hardware to accelerate simulated annealing codes. However, similar templates could be derived for any pipelineable algorithms, such as video or image processing applications. The techniques presented for estimating hardware resource usage and iterative
pipeline improvement are applicable to a broad range of problem domains that lend them-

selves to a pipelined architecture.

As discussed in Chapter 2, various techniques exist for performing heuristic searches. Simulated annealing has been used in this research to drive the schedule and map algorithms. Other techniques may yield similar or better results within smaller execution times. The SAM algorithm can be recoded using some of the HLS techniques described in Chapter 2, including genetic algorithms, stochastic beam search, and integer linear programming.

The hardware template discussed in Chapter 3 is specific to simulated annealing and is a limiting factor in the scope of applicability of the SATH tool. A method can be created to automatically derive such a pipeline for an arbitrary program. Such a method should look at the source code or intermediate format code and determine an appropriate number of pipeline stages, a reasonable memory configuration, and an efficient communication path between modules and memory blocks.

Finally, the SATH tool is a bare-bones compiler built solely for proof-of-concept. Many improvements can be made, especially if SATH is taken to a commercial market. Several optimization strategies from the field of compilers should be explored [86, 87]. Most compiler optimization strategies are performed with knowledge of the specifics of the target architecture. Optimization techniques such as loop optimizations, code motion, strength reduction, and exploitation of mathematical properties such as the commutative and associative properties could play a role.

As noted in Chapter 4, there are constructs of the C language, such as multi-dimensional arrays, recursion, dynamic memory allocation, nested if-then-else constructs (or switch statements), nested loops, and loops in which the number of iterations is not known at compile time that should be handled. Among these features, dynamic memory management appears to be the most complicated. Because memory management in software is a task relegated to the operating system, an equivalent memory manager should be implemented in hardware. This manager must be cognizant of the distributed nature of memory blocks throughout an FPGA architecture.
References


Appendices
# Appendix A

## Iterative Repair C Code

```c
#include <stdio.h>
#include <stdlib.h>
#include <math.h>

#define MAX_EVENTS 2000
#define INITIAL_TEMP 10000
#define COOLING_RATE 0.9999
#define STOP_THRESHOLD 0.0001

#define MAX_RESOURCE_TYPES 4
#define MAX_LATENCY 32
#define MAX_EDGES 99

void createInitialSchedule(int *current);
void anneal(int *current);
void copy(int *current, int *next);
void alter(int *next);
int evaluate(int *next);
void accept(int *current_val, int next_val, int *current, int *next, float temperature);
float adjustTemperature(float temperature);

int main()
{
    int current[MAX_EVENTS];
    createInitialSchedule(current);
    anneal(current);
    return 0;
}

void createInitialSchedule (int *current)
{
    int i;
    for (i=0; i<MAX_EVENTS; i++)
```
{  
current[i] = 0;
}
}

void anneal(int *current)
{
float temperature;
int current_val, next_val;
int next[MAX_EVENTS];

temperature = INITIAL_TEMP;
current_val = RAND_MAX;
while (temperature > STOP_THRESHOLD)
{
  copy(current, next);
alter(next);
  next_val = evaluate(next);
  accept(&current_val, next_val, current, next, temperature);
  temperature = adjustTemperature(temperature);
}
}

void copy(int *current, int *next)
{
  int i;
  for (i=0; i<MAX_EVENTS; i++)
  {
    next[i] = current[i];
  }
}

void alter(int *next)
{
  int i, j;

  i = rand() % MAX_EVENTS;
  j = rand() % MAX_LATENCY;
  next[i] = j;
}

int evaluate (int *next)
{
  static int edge_source[MAX_EDGES] = {
    0, 1, 2, 3, 4, 5, 6, 7, 8, 9,10,11,12,13,14,15,16,17,18,19,20,
int i, j, start, stop, conflicts;
int t_matrix[MAX_LATENCY][MAX_RESOURCE_TYPES];

conflicts = 0;
start = MAX_LATENCY;
stop = 0;
for (i=0; i<MAX_RESOURCE_TYPES; i++)
{
    for (j=0; j<MAX_LATENCY; j++)
    {
        t_matrix[j][i] = 0;
    }
}
for (i=0; i<MAX_EVENTS; i++)
{
    if (next[i] < start)
    {
        start = next[i];
    }
    if (next[i] > stop)
    {
        stop = next[i];
    }
}
conflicts = stop - start;

for (i=0; i<MAX_EDGES; i++)
{
    if (next[edge_source[i]] >= next[edge_destination[i]])
    {
        }
conflicts += next[edge_source[i]] - next[edge_destination[i]] + 1;
}

for (i=0; i<MAX_EVENTS; i++)
{
    t_matrix[next[i]][resource_usage[i]]++;
}

for (i=0; i<MAX_LATENCY; i++)
{
    for (j=0; j<MAX_RESOURCE_TYPES; j++)
    {
        if (t_matrix[i][j] > resources[j])
        {
            conflicts = conflicts + (t_matrix[i][j] - resources[j]);
        }
    }
}

return conflicts;

void accept(int *current_val, int next_val, int *current, int *next, float temperature)
{
    int delta_e, i;
    float p, q;

delta_e = next_val - *current_val;
if (delta_e <= 0)
{
    for (i=0; i<MAX_EVENTS; i++)
    {
        current[i] = next[i];
    }
    *current_val = next_val;
}
else
{
    p = exp(-((float)delta_e)/temperature);
    q = (float) rand() / (float) RAND_MAX;
    if (q < p)
    {
        for (i=0; i<MAX_EVENTS; i++)
        {
            current[i] = next[i];
        }
    }
`*current_val = next_val;
}
}

float adjustTemperature(float temperature)
{
    return temperature * COOLING_RATE;
}
Appendix B

TSP C Code

#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <time.h>

#define MAX_EVENTS 20
#define INITIAL_TEMPERATURE 10000
#define COOLING_RATE 0.9999
#define STOP_THRESHOLD 0.0001

void anneal(int *current);
void copy(int *current, int *next);
void alter(int *next);
int evaluate(int *next);
void accept(int *current_val, int next_val, int *current, int *next,
            float temperature);
float adjustTemperature();

int main()
{
    static int current[MAX_EVENTS] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10,
                                      11, 12, 13, 14, 15, 16, 17, 18, 19};

    srand(time(NULL));
    anneal(current);
    return 0;
}

void anneal(int *current)
{
    float temperature;
    int current_val, next_val;
    int next[MAX_EVENTS];

    temperature = INITIAL_TEMPERATURE;
    current_val = RAND_MAX;
while (temperature > STOP_THRESHOLD)
{
    copy(current, next);
    alter(next);
    next_val = evaluate(next);
    accept(&current_val, next_val, current, next, temperature);
    temperature = adjustTemperature();
}

void copy(int *current, int *next)
{
    int i;

    for (i=0; i<MAX_EVENTS; i++)
    {
        next[i] = current[i];
    }
}

void alter(int *next)
{
    int a, b, temp;

    a = rand() % MAX_EVENTS;
    b = rand() % MAX_EVENTS;
    temp = next[a];
    next[a] = next[b];
    next[b] = temp;
}

int evaluate (int *next)
{
    const int x_pos[MAX_EVENTS] = {27, 32, 91, 60, 36, 64, 32, 9, 7,
                                   64, 2, 28, 41, 4, 38, 33, 79, 65, 45, 57};
    const int y_pos[MAX_EVENTS] = {20, 17, 98, 83, 35, 77, 41, 61,
                                    0, 55, 17, 70, 4, 92, 25, 59, 16, 66, 39, 73};

    int distance, i;

    distance = 0;
    for (i=0; i<MAX_EVENTS-1; i++)
    {
        distance += abs(x_pos[next[i]] - x_pos[next[i+1]]) +
                    abs(y_pos[next[i]] - y_pos[next[i+1]]);
    }
void accept(int *current_val, int next_val, int *current, int *next, float temperature)
{
    int delta_e, i;
    float p, r;

    delta_e = next_val - *current_val;
    if (delta_e <= 0)
    {
        for (i=0; i<MAX_EVENTS; i++)
        {
            current[i] = next[i];
        }
        *current_val = next_val;
    }
    else
    {
        p = exp(-((float)delta_e)/temperature);
        r = (float) rand() / (float) RAND_MAX;
        if (r < p)
        {
            for (i=0; i<MAX_EVENTS; i++)
            {
                current[i] = next[i];
            }
            *current_val = next_val;
        }
    }
}

float adjustTemperature()
{
    static float temperature = INITIAL_TEMPERATURE;

    temperature = temperature * COOLING_RATE;
    return temperature;
}
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <time.h>

#define MAX_EVENTS 20
#define INITIAL_TEMPERATURE 10000
#define COOLING_RATE 0.9999
#define STOP_THRESHOLD 0.0001
#define MAX_EDGES 30
#define MAX_COLORS 3

void anneal(int *current);
void copy(int *current, int *next);
void alter(int *next);
int evaluate(int *next);
void accept(int *current_val, int next_val, int *current, int *next,
            float temperature);
float adjustTemperature();

int main()
{
    static int current[MAX_EVENTS] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10,
                                     11, 12, 13, 14, 15, 16, 17, 18, 19};

    srand(time(NULL));
    anneal(current);
    return 0;
}

void anneal(int *current)
{
    float temperature;
    int current_val, next_val;
    int next[MAX_EVENTS];
temperature = INITIAL_TEMPERATURE;
current_val = RAND_MAX;
while (temperature > STOP_THRESHOLD)
{
copy(current, next);
alter(next);
next_val = evaluate(next);
accept(&current_val, next_val, current, next, temperature);
}
}
}

void copy(int *current, int *next)
{
    int i;

    for (i=0; i<MAX_EVENTS; i++)
    {
        next[i] = current[i];
    }
}

void alter(int *next)
{
    int i, j;

    i = rand() % MAX_EVENTS;
    j = rand() % MAX_COLORS;
    next[i] = j;
}

int evaluate (int *next)
{
    const int a[MAX_EDGES] = {15, 9, 14, 12, 15, 19, 3, 3, 3, 18, 1,
                                10, 3, 17, 4, 19, 17, 7, 16, 13, 15, 2, 12, 9, 1, 0, 14, 8, 14, 15};
    const int b[MAX_EDGES] = {3, 19, 0, 11, 9, 15, 11, 7, 19, 16, 7,
                                16, 2, 16, 6, 14, 6, 13, 4, 3, 12, 1, 18, 5, 18, 6, 7, 2, 15, 18};
    int i, violations;

    violations = 0;
    for (i=0; i<MAX_EDGES; i++)
    {
        if (next[a[i]] == next[b[i]])
        {
            violations++;
        }
    }
void accept(int *current_val, int next_val, int *current, int *next, float temperature)
{
    int delta_e, i;
    float p, r;

    delta_e = next_val - *current_val;
    if (delta_e <= 0)
    {
        for (i=0; i<MAX_EVENTS; i++)
        {
            current[i] = next[i];
        }
        *current_val = next_val;
    }
    else
    {
        p = exp(-((float)delta_e)/temperature);
        r = (float) rand() / (float) RAND_MAX;
        if (r < p)
        {
            for (i=0; i<MAX_EVENTS; i++)
            {
                current[i] = next[i];
            }
            *current_val = next_val;
        }
    }
}

float adjustTemperature()
{
    static float temperature = INITIAL_TEMPERATURE;

    temperature = temperature * COOLING_RATE;
    return temperature;
}
Appendix D

Dependency Graph Violation C Code

```c
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <time.h>

#define MAX_EVENTS 20
#define INITIAL_TEMPERATURE 10000
#define COOLING_RATE 0.9999
#define STOP_THRESHOLD 0.0001
#define MAX_LATENCY 6
#define MAX_EDGES 30

void anneal(int *current);
void copy(int *current, int *next);
void alter(int *next);
int evaluate(int *next);
void accept(int *current_val, int next_val, int *current, int *next,
            float temperature);
float adjustTemperature();

int main()
{
    static int current[MAX_EVENTS] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10,
                                     11, 12, 13, 14, 15, 16, 17, 18, 19};

    srand(time(NULL));
    anneal(current);
    return 0;
}

void anneal(int *current)
{
    float temperature;
    int current_val, next_val;
    int next[MAX_EVENTS];
```
temperature = INITIAL_TEMPERATURE;
current_val = RAND_MAX;
while (temperature > STOP_THRESHOLD)
{
    copy(current, next);
    alter(next);
    next_val = evaluate(next);
    accept(&current_val, next_val, current, next, temperature);
    temperature = adjustTemperature();
}
}

void copy(int *current, int *next)
{
    int i;

    for (i=0; i<MAX EVENTS; i++)
    {
        next[i] = current[i];
    }
}

void alter(int *next)
{
    int i, j;

    i = rand() % MAX EVENTS;
    j = rand() % MAX LATENCY;
    next[i] = j;
}

int evaluate (int *next)
{
    const int source[MAX EDGES] = { 14, 17, 7, 1, 10, 9, 13, 8, 14,
                                    9, 18, 15, 9, 6, 2, 11, 7, 6, 7, 6, 7, 15, 0, 5, 13, 3, 4, 0, 5, 5};
    const int dest[MAX EDGES] = {18, 19, 17, 9, 16, 15, 16, 14, 17,
                                 11, 19, 19, 17, 8, 7, 16, 14, 19, 16, 12, 13, 16, 12, 10, 14, 12,
                                 7, 19, 17, 15};
    int i, conflicts;

    conflicts = 0;
    for (i=0; i<MAX EDGES; i++)
    {
        if (next[source[i]] >= next[dest[i]])
        {

```
conflicts = conflicts + (next[source[i]] - next[dest[i]]);

return conflicts;


void accept(int *current_val, int next_val, int *current, int *next, float temperature)
{
    int delta_e, i;
    float p, r;

    delta_e = next_val - *current_val;
    if (delta_e <= 0)
    {
        for (i=0; i<MAX_EVENTS; i++)
        {
            current[i] = next[i];
        }
        *current_val = next_val;
    }
    else
    {
        p = exp(-((float)delta_e)/temperature);
        r = (float) rand() / (float) RAND_MAX;
        if (r < p)
        {
            for (i=0; i<MAX_EVENTS; i++)
            {
                current[i] = next[i];
            }
            *current_val = next_val;
        }
    }
}

float adjustTemperature()
{
    static float temperature = INITIAL_TEMPERATURE;

    temperature = temperature * COOLING_RATE;
    return temperature;
}
Vita

Published Journal Articles


Published Conference Papers

• An Automatic Translation of CSP to Handel C, Jonathan Phillips and Gardiner Stiles,