Creating Reliable Software Systems for the DORA CubeSat

Zachary Hoffmann, Judd Bowman, Daniel Jacobs
Arizona State University Low Frequency Cosmology Lab

The DORA CubeSat

The Deployable Optical Receiver Aperture (DORA) CubeSat is a 3U CubeSat that seeks to demonstrate data rates of 1 Gbps over distances of thousands. The DORA technology presents an easy to accommodate optical communications solution for smallsats, which previously was limited by the high pointing accuracy requirement for traditional optical communication systems. We believe this technology to be best suited for surface to orbit communications and the crosslink between small spacecraft, including those in smallsat constellations/swarms.

Areas of Focus and Accompanying Practices

<table>
<thead>
<tr>
<th>Error Handling</th>
<th>Concurrency</th>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>No dynamic memory allocation of any kind</td>
<td>No concurrency analysis tests and create a concurrency model</td>
<td>No off nominal conditions to occur</td>
</tr>
<tr>
<td>Learn all the forms of dynamic memory allocation</td>
<td>Maintain control of the software at all times</td>
<td>Log all off nominal conditions in an organized manner</td>
</tr>
<tr>
<td>Handle all shared resources accordingly</td>
<td>Promote use of fault containment</td>
<td>Code as if you expect the software to be broken (human error)</td>
</tr>
<tr>
<td>Treat all potentially shared resources as shared resources</td>
<td>Run concurrency analysis tests and create a concurrency model</td>
<td>Ensure all off nominal conditions to occur</td>
</tr>
</tbody>
</table>

Testing Approach

Test cases can be derived from the list of best practices and in doing so will draw focus to major areas of concern for flight software—Error Handling, Concurrency, and Memory. Areas of concern were chosen based on the risk they pose to the satellite if handled improperly with the three chosen areas posing the highest risk of mission failure due to the nature of the respective faults produced. With these areas in mind, each test case becomes an opportunity to look at the software’s behavior from multiple perspectives. They serve as a reminder to check all aspects of the software’s performance, not just the functionality under test.

In short: New functionality is tested for function, error handling ability, concurrency risk, and memory management ability.

The Software Problem

- 41.3% failure rate for SmallSats from 2000-2016 [1]
- SmallSats often developed in flexible environments [2]
- Teams face high personnel turnover rates and Inexperience problems [2]
- Complexity of code is sharply increasing with time [3]
- Higher Complexity = Higher Risk of Failure
- Each line of code is a potential defect
- Virtually impossible to achieve complete code coverage for complex code bases
- Testing can be limited by equipment available
- COTS Architecture vs Custom Architecture
- How do we create reliable flight software?

Testing Environments (For Code Coverage)

<table>
<thead>
<tr>
<th>FlatSat Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>General structure and interactions defined</td>
</tr>
<tr>
<td>Exact hardware not known yet/not available</td>
</tr>
<tr>
<td>Interfaces at a software level clearly defined</td>
</tr>
<tr>
<td>Currently under development</td>
</tr>
<tr>
<td>Used for final software validation</td>
</tr>
</tbody>
</table>

Simulated Hardware-In-The-Loop (HITL)

- Uses flight like hardware to simulate HW interactions
- Learning opportunity for working with HW
- Replicates basic FlatSat configuration
- Simple dev environment
- Used for basic testing and can be used for architecture level testing

Processor-In-The-Loop (PITL)

- Built within KubOS (chosen OS) SDK
- HW interactions simulated with noops or rnd data
- General structure preserved
- Virtual UART ports used for interfacing consistency
- Used for basic app development

Flight Software Best Practices

1) No dynamic memory allocation of any kind | CPU | Memory |
2) Learn all the forms of dynamic memory allocation | CPU | Memory |
3) Handle all shared resources accordingly | CPU | Memory |
4) Treat all potentially shared resources as shared resources | CPU | Memory |
5) Run concurrency analysis tests and create a concurrency model | CPU | Memory |
6) Maintain control of the software at all times | CPU | Memory |
7) Promote use of fault containment | CPU | Memory |
8) Log all off nominal conditions in an organized manner | CPU | Memory |
9) Code as if you expect the software to be broken (human error) | CPU | Memory |
10) Expect off nominal conditions to occur | CPU | Memory |

Test Cases Example

<table>
<thead>
<tr>
<th>Test Name</th>
<th>Motivating Rule</th>
<th>Rule Covered</th>
<th>Value Provided</th>
</tr>
</thead>
<tbody>
<tr>
<td>Simulated Hardware-In-The-Loop (HITL)</td>
<td>Uses flight like hardware to simulate HW interactions</td>
<td>Off nominal conditions covered</td>
<td></td>
</tr>
<tr>
<td>Processor-In-The-Loop (PITL)</td>
<td>Built within KubOS (chosen OS) SDK</td>
<td>Off nominal conditions covered, logging capabilities</td>
<td></td>
</tr>
<tr>
<td>Simulated Hardware-In-The-Loop (HITL)</td>
<td>Uses flight like hardware to simulate HW interactions</td>
<td>Off nominal conditions covered, logging capabilities</td>
<td></td>
</tr>
<tr>
<td>Processor-In-The-Loop (PITL)</td>
<td>Built within KubOS (chosen OS) SDK</td>
<td>Off nominal conditions covered, logging capabilities</td>
<td></td>
</tr>
</tbody>
</table>

References


Point of Contact: Zachary Hoffmann  zchoffma@asu.edu