An imporved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis
Science of Computer Programming
A fault-tolerant routing algorithm in Network-on-Chip (NoC) architectures provides adaptivity for on-chip communications. Adding fault-tolerance adaptivity to a routing algorithm increases its design complexity and makes it prone to deadlock and other pro
Z. Zhang , W. Serwe, J. Wu, T. Yoneda, H. Zheng, and C. Myers, “An Improved Fault-Tolerant Routing Algorithm for a Network-on-Chip Derived with Formal Analysis”, Science of Computer Programming, 03/2016; 118, 24-39. DOI:10.1016/j.scico.2016.01.002
This document is currently not available here.