Date of Award:
2016
Document Type:
Dissertation
Degree Name:
Doctor of Philosophy (PhD)
Department:
Electrical and Computer Engineering
Advisor/Chair:
Sanghamitra Roy
Abstract
Rapid device-miniaturization keeps on inducing challenges in building energy efficient microprocessors. As the size of the transistors continuously decreasing, more uncertainties emerge in their operations. On the other hand, integrating more and more transistors on a single chip accentuates the need to lower its supply-voltage. This dissertation investigates one of the primary device uncertainties - timing error, in microprocessor performance bottleneck in NTC era. Then it proposes various innovative techniques to exploit these opportunities to maintain processor energy efficiency, in the context of emerging challenges. Evaluated with the cross-layer methodology, the proposed approaches achieve substantial improvements in processor energy efficiency, compared to other start-of-art techniques.
Checksum
bc035dcc088c5f9123039e50fff88bad
Recommended Citation
Chen, Hu, "Exploiting Adaptive Techniques to Improve Processor Energy Efficiency" (2016). All Graduate Theses and Dissertations. 4985.
https://digitalcommons.usu.edu/etd/4985
Included in
Copyright for this work is retained by the student. If you have any questions regarding the inclusion of this work in the Digital Commons, please email us at .