Session

Technical Session I: Electronics and Power Subsystems

Abstract

This paper will report the test results from the development of the single event latchup protection circuitry (referred to as Space Electronics Inc.'s (SEI's) LPT technology) for several integrated circuits which are known to latchup at unacceptably low LET energies for space applications. Two devices were evaluated with LPT; the ADS7805 16 bit analog to digital converter and the GF10009 FPGA (Gatefield's 9000 gate flash programmable gate array).

Share

COinS
 
Sep 15th, 1:00 PM

Single Event Latchup Protection of Integrated Circuits

This paper will report the test results from the development of the single event latchup protection circuitry (referred to as Space Electronics Inc.'s (SEI's) LPT technology) for several integrated circuits which are known to latchup at unacceptably low LET energies for space applications. Two devices were evaluated with LPT; the ADS7805 16 bit analog to digital converter and the GF10009 FPGA (Gatefield's 9000 gate flash programmable gate array).